Burroughs cannot accept any financial or other responsibilities that may be the result of your use of this information or software material, including direct, indirect, special or consequential damages. There are no warranties extended or granted by this document or software material.

You should be very careful to ensure that the use of this software material and/or information complies with the laws, rules, and regulations of the jurisdictions with respect to which it is used.

The information contained herein is subject to change without notice. Revisions may be issued to advise of such changes and/or additions.

Correspondence regarding this publication should be forwarded using the Remarks form at the back of the manual, or may be addressed directly to Corporate Documentation-West, Burroughs Corporation, 1300 John Reed Court, City of Industry, California 91745, U.S.A.
# LIST OF EFFECTIVE PAGES

<table>
<thead>
<tr>
<th>Page</th>
<th>Issue</th>
</tr>
</thead>
<tbody>
<tr>
<td>Title</td>
<td>Original</td>
</tr>
<tr>
<td>ii</td>
<td>Original</td>
</tr>
<tr>
<td>iii</td>
<td>Original</td>
</tr>
<tr>
<td>iv</td>
<td>Blank</td>
</tr>
<tr>
<td>v thru xix</td>
<td>Original</td>
</tr>
<tr>
<td>xx</td>
<td>Blank</td>
</tr>
<tr>
<td>xxi thru xxii</td>
<td>Original</td>
</tr>
<tr>
<td>1-1 thru 1-22</td>
<td>Original</td>
</tr>
<tr>
<td>2-1 thru 2-15</td>
<td>Original</td>
</tr>
<tr>
<td>2-16</td>
<td>Blank</td>
</tr>
<tr>
<td>3-1 thru 3-101</td>
<td>Original</td>
</tr>
<tr>
<td>3-102</td>
<td>Blank</td>
</tr>
<tr>
<td>4-1 thru 4-22</td>
<td>Original</td>
</tr>
<tr>
<td>A-1 thru A-11</td>
<td>Original</td>
</tr>
<tr>
<td>A-12</td>
<td>Blank</td>
</tr>
<tr>
<td>B-1 thru B-83</td>
<td>Original</td>
</tr>
<tr>
<td>B-84</td>
<td>Blank</td>
</tr>
<tr>
<td>C-1 thru C-19</td>
<td>Original</td>
</tr>
<tr>
<td>C-20</td>
<td>Blank</td>
</tr>
</tbody>
</table>
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTRODUCTION</td>
<td></td>
<td>xxxi</td>
</tr>
<tr>
<td>1</td>
<td>DATA STRUCTURES</td>
<td></td>
</tr>
<tr>
<td></td>
<td>General Information</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Even-Tag Words</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Operands (Single-and Double-Precision)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Numeric Operands</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Boolean Operands</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Tag-4 Word</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Tag-6 Word (Uninitialized Datum)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Odd-Tag Words</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Program Code Words</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Segments</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Descriptors</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Data Segment Descriptor</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Code Segment Descriptor</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Stack Segments</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Paged Segments</td>
<td></td>
</tr>
<tr>
<td></td>
<td>References</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Address Couples</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Fixed-Fence Address Couples</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Variable-Fence Address Couples</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Lexical Links</td>
<td></td>
</tr>
<tr>
<td></td>
<td>IRW (Indirect Reference Word)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>NIRW (Normal Indirect Reference Word)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SIRW (Stuffed Indirect Reference Word)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>IndexedDD (Indexed Data Descriptor)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PCW (Program Control Word)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Stack Linkage Words</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MSCW (Mark Stack Control Word)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>RCW (Return Control Word)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>TSCW (Top of Stack Control Word)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Interlocks</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Tags 8-15</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>STACK CONCEPT AND PROCESSOR STATE</td>
<td></td>
</tr>
<tr>
<td></td>
<td>General Information</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Stacks</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Code Segment Dictionaries</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Addressing Granularity</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Program Addressing Environment</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Memory Addressing</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Expression Stack</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Executable Code Streams</td>
<td></td>
</tr>
<tr>
<td></td>
<td>General Boolean Accumulators</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Miscellaneous Processor State</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Processor State Component Sizes</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Addressing Environment State:</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Memory Addressing State:</td>
<td></td>
</tr>
</tbody>
</table>
# TABLE OF CONTENTS (Cont)

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 (Cont)</td>
<td>Expression Stack State:</td>
<td>2-12</td>
</tr>
<tr>
<td></td>
<td>Code Stream Pointer:</td>
<td>2-12</td>
</tr>
<tr>
<td></td>
<td>Execution State Attributes:</td>
<td>2-12</td>
</tr>
<tr>
<td></td>
<td>General Boolean Accumulators:</td>
<td>2-12</td>
</tr>
<tr>
<td></td>
<td>Miscellaneous State:</td>
<td>2-12</td>
</tr>
<tr>
<td></td>
<td>System Control</td>
<td>2-13</td>
</tr>
<tr>
<td></td>
<td>Programming Restrictions Due to Hidden State</td>
<td>2-15</td>
</tr>
<tr>
<td>3</td>
<td>OPERATOR SET AND COMMON ACTIONS</td>
<td>3-1</td>
</tr>
<tr>
<td></td>
<td>General Information:</td>
<td>3-1</td>
</tr>
<tr>
<td></td>
<td>Operators and Code Streams</td>
<td>3-1</td>
</tr>
<tr>
<td></td>
<td>Primary, Variant and Edit Operators</td>
<td>3-2</td>
</tr>
<tr>
<td></td>
<td>Common Actions : common action</td>
<td>3-2</td>
</tr>
<tr>
<td></td>
<td>Initial and Restart State</td>
<td>3-2</td>
</tr>
<tr>
<td></td>
<td>Checks and Interrupts</td>
<td>3-3</td>
</tr>
<tr>
<td></td>
<td>Expression Stack Control</td>
<td>3-3</td>
</tr>
<tr>
<td></td>
<td>Top-of-Stack Push Operations</td>
<td>3-3</td>
</tr>
<tr>
<td></td>
<td>Top-of-Stack Pop Operations</td>
<td>3-4</td>
</tr>
<tr>
<td></td>
<td>Descriptor Interpretation</td>
<td>3-4</td>
</tr>
<tr>
<td></td>
<td>Computational Operators</td>
<td>3-5</td>
</tr>
<tr>
<td></td>
<td>Numeric Operand Interpretation</td>
<td>3-5</td>
</tr>
<tr>
<td></td>
<td>Representable Operand Formats</td>
<td>3-6</td>
</tr>
<tr>
<td></td>
<td>Single-Precision Operand Values</td>
<td>3-6</td>
</tr>
<tr>
<td></td>
<td>Double-Precision Operand Values</td>
<td>3-6</td>
</tr>
<tr>
<td></td>
<td>Automatic Arithmetic Functions</td>
<td>3-6</td>
</tr>
<tr>
<td></td>
<td>Numeric-Interpretation Operators</td>
<td>3-7</td>
</tr>
<tr>
<td></td>
<td>Arithmetic Operators</td>
<td>3-7</td>
</tr>
<tr>
<td></td>
<td>ADD (add)</td>
<td>3-7</td>
</tr>
<tr>
<td></td>
<td>SUBT (subtract)</td>
<td>3-7</td>
</tr>
<tr>
<td></td>
<td>MULT (multiply)</td>
<td>3-7</td>
</tr>
<tr>
<td></td>
<td>MULX (extended multiply)</td>
<td>3-8</td>
</tr>
<tr>
<td></td>
<td>DIVD (divide)</td>
<td>3-8</td>
</tr>
<tr>
<td></td>
<td>IDIV (integer divide)</td>
<td>3-8</td>
</tr>
<tr>
<td></td>
<td>RDIV (remainder divide)</td>
<td>3-8</td>
</tr>
<tr>
<td></td>
<td>NORM (normalize)</td>
<td>3-8</td>
</tr>
<tr>
<td></td>
<td>AMIN and AMAX (arithmetic minimum and maximum)</td>
<td>3-9</td>
</tr>
<tr>
<td></td>
<td>Relational Operators</td>
<td>3-9</td>
</tr>
<tr>
<td></td>
<td>LESS (less than)</td>
<td>3-9</td>
</tr>
<tr>
<td></td>
<td>LSEQ (less than or equal to)</td>
<td>3-9</td>
</tr>
<tr>
<td></td>
<td>EQUF (equal to)</td>
<td>3-9</td>
</tr>
<tr>
<td></td>
<td>NEQF (not equal to)</td>
<td>3-9</td>
</tr>
<tr>
<td></td>
<td>GREQ (greater than or equal to)</td>
<td>3-9</td>
</tr>
<tr>
<td></td>
<td>GRTR (greater than)</td>
<td>3-9</td>
</tr>
<tr>
<td></td>
<td>Range Test Operators</td>
<td>3-9</td>
</tr>
<tr>
<td></td>
<td>RNGT (range test)</td>
<td>3-10</td>
</tr>
<tr>
<td></td>
<td>DRNT (dynamic range test)</td>
<td>3-10</td>
</tr>
<tr>
<td></td>
<td>Numeric Type-Transfer Operators</td>
<td>3-10</td>
</tr>
<tr>
<td></td>
<td>NTIA (integerize truncated)</td>
<td>3-11</td>
</tr>
</tbody>
</table>
**TABLE OF CONTENTS (Cont)**

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3 (Cont)</td>
<td>NTGR (integerize rounded)</td>
<td>3-11</td>
</tr>
<tr>
<td></td>
<td>SNGL (set to single-precision rounded)</td>
<td>3-11</td>
</tr>
<tr>
<td></td>
<td>SNGT (set to single-precision truncated)</td>
<td>3-11</td>
</tr>
<tr>
<td></td>
<td>NTTD (integerize double-precision truncated)</td>
<td>3-11</td>
</tr>
<tr>
<td></td>
<td>NTGD (integerize double-precision rounded)</td>
<td>3-12</td>
</tr>
<tr>
<td></td>
<td>aISX (integer subset exception action)</td>
<td>3-12</td>
</tr>
<tr>
<td></td>
<td>Scale Left</td>
<td>3-12</td>
</tr>
<tr>
<td></td>
<td>SCLF (scale left)</td>
<td>3-13</td>
</tr>
<tr>
<td></td>
<td>DSLF (dynamic scale left)</td>
<td>3-13</td>
</tr>
<tr>
<td></td>
<td>Scale Right</td>
<td>3-13</td>
</tr>
<tr>
<td></td>
<td>SCRS (scale right save)</td>
<td>3-14</td>
</tr>
<tr>
<td></td>
<td>DSRS (dynamic scale right save)</td>
<td>3-14</td>
</tr>
<tr>
<td></td>
<td>SCRT (scale right truncate)</td>
<td>3-14</td>
</tr>
<tr>
<td></td>
<td>DSRT (dynamic scale right truncate)</td>
<td>3-14</td>
</tr>
<tr>
<td></td>
<td>SCRR (scale right rounded)</td>
<td>3-15</td>
</tr>
<tr>
<td></td>
<td>DSRR (dynamic scale right rounded)</td>
<td>3-15</td>
</tr>
<tr>
<td></td>
<td>SCRF (scale right final)</td>
<td>3-15</td>
</tr>
<tr>
<td></td>
<td>DSRF (dynamic scale right final)</td>
<td>3-15</td>
</tr>
<tr>
<td></td>
<td>Binary to Decimal Conversion</td>
<td>3-16</td>
</tr>
<tr>
<td></td>
<td>BCD (binary convert to decimal)</td>
<td>3-16</td>
</tr>
<tr>
<td></td>
<td>DBCD (dynamic binary convert to decimal)</td>
<td>3-17</td>
</tr>
<tr>
<td></td>
<td>Bit Vector Interpretation</td>
<td>3-17</td>
</tr>
<tr>
<td></td>
<td>Logical Operators</td>
<td>3-17</td>
</tr>
<tr>
<td></td>
<td>LNOT (logical not)</td>
<td>3-17</td>
</tr>
<tr>
<td></td>
<td>LAND (logical and)</td>
<td>3-17</td>
</tr>
<tr>
<td></td>
<td>LOR (logical or)</td>
<td>3-18</td>
</tr>
<tr>
<td></td>
<td>LEQV (logical equivalence)</td>
<td>3-18</td>
</tr>
<tr>
<td></td>
<td>Relational Operator</td>
<td>3-18</td>
</tr>
<tr>
<td></td>
<td>SAME (logical equality)</td>
<td>3-18</td>
</tr>
<tr>
<td></td>
<td>Literal Operators</td>
<td>3-18</td>
</tr>
<tr>
<td></td>
<td>ZERO (insert literal zero)</td>
<td>3-18</td>
</tr>
<tr>
<td></td>
<td>ONE (insert literal one)</td>
<td>3-18</td>
</tr>
<tr>
<td></td>
<td>LT8 (insert 8 bit literal)</td>
<td>3-18</td>
</tr>
<tr>
<td></td>
<td>LT16 (insert 16 bit literal)</td>
<td>3-18</td>
</tr>
<tr>
<td></td>
<td>LT48 (insert 48 bit literal)</td>
<td>3-19</td>
</tr>
<tr>
<td></td>
<td>Bit-Vector Type-Transfer Operators</td>
<td>3-19</td>
</tr>
<tr>
<td></td>
<td>STAG (set tag)</td>
<td>3-19</td>
</tr>
<tr>
<td></td>
<td>XTND (set to double-precision)</td>
<td>3-20</td>
</tr>
<tr>
<td></td>
<td>JOIN (set two singles to double)</td>
<td>3-20</td>
</tr>
<tr>
<td></td>
<td>SPLT (set double to two singles)</td>
<td>3-20</td>
</tr>
<tr>
<td></td>
<td>Evaluate Word Structure Operators</td>
<td>3-21</td>
</tr>
<tr>
<td></td>
<td>RTAG (read tag)</td>
<td>3-21</td>
</tr>
<tr>
<td></td>
<td>CBON (count binary ones)</td>
<td>3-21</td>
</tr>
<tr>
<td></td>
<td>LOG2 (leading one test)</td>
<td>3-21</td>
</tr>
<tr>
<td></td>
<td>Word Manipulation Operators</td>
<td>3-21</td>
</tr>
<tr>
<td></td>
<td>BSET (bit set)</td>
<td>3-22</td>
</tr>
<tr>
<td></td>
<td>DBST (dynamic bit set)</td>
<td>3-22</td>
</tr>
</tbody>
</table>
### TABLE OF CONTENTS (Cont)

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3 (Cont)</td>
<td>BRST (bit reset)</td>
<td>3-22</td>
</tr>
<tr>
<td></td>
<td>DBRS (dynamic bit reset)</td>
<td>3-22</td>
</tr>
<tr>
<td></td>
<td>ISOL (field isolate)</td>
<td>3-23</td>
</tr>
<tr>
<td></td>
<td>DISO (dynamic field isolate)</td>
<td>3-23</td>
</tr>
<tr>
<td></td>
<td>INSR (field insert)</td>
<td>3-23</td>
</tr>
<tr>
<td></td>
<td>DINS (dynamic field insert)</td>
<td>3-24</td>
</tr>
<tr>
<td></td>
<td>FLTR (field transfer)</td>
<td>3-24</td>
</tr>
<tr>
<td></td>
<td>DFTR (dynamic field transfer)</td>
<td>3-24</td>
</tr>
<tr>
<td></td>
<td>CHSN (change sign)</td>
<td>3-25</td>
</tr>
<tr>
<td></td>
<td>Linear Index-Function Operator</td>
<td>3-25</td>
</tr>
<tr>
<td></td>
<td>OCRX (occurs index)</td>
<td>3-25</td>
</tr>
<tr>
<td></td>
<td>Reference Generation and Evaluation Operators</td>
<td>3-26</td>
</tr>
<tr>
<td></td>
<td>Double Precision</td>
<td>3-26</td>
</tr>
<tr>
<td></td>
<td>Stack references</td>
<td>3-27</td>
</tr>
<tr>
<td></td>
<td>Lexical Link Evaluation</td>
<td>3-27</td>
</tr>
<tr>
<td></td>
<td>aLXNLK (evaluate lexical link)</td>
<td>3-27</td>
</tr>
<tr>
<td></td>
<td>Lexical Chains</td>
<td>3-27</td>
</tr>
<tr>
<td></td>
<td>aLXCH (traverse lexical chain)</td>
<td>3-27</td>
</tr>
<tr>
<td></td>
<td>Address-Couple Evaluation</td>
<td>3-27</td>
</tr>
<tr>
<td></td>
<td>Evaluation of References</td>
<td>3-28</td>
</tr>
<tr>
<td></td>
<td>Address Couple Parameters</td>
<td>3-28</td>
</tr>
<tr>
<td></td>
<td>NIRWs</td>
<td>3-28</td>
</tr>
<tr>
<td></td>
<td>SIRWs</td>
<td>3-28</td>
</tr>
<tr>
<td></td>
<td>IndexedWordDDs</td>
<td>3-29</td>
</tr>
<tr>
<td></td>
<td>PCWs</td>
<td>3-29</td>
</tr>
<tr>
<td></td>
<td>IRW Chains</td>
<td>3-29</td>
</tr>
<tr>
<td></td>
<td>Reference Chains</td>
<td>3-30</td>
</tr>
<tr>
<td></td>
<td>Reference Generation Operators</td>
<td>3-31</td>
</tr>
<tr>
<td></td>
<td>NAMC (name call)</td>
<td>3-31</td>
</tr>
<tr>
<td></td>
<td>LNMC (long name call)</td>
<td>3-31</td>
</tr>
<tr>
<td></td>
<td>STFF (stuff)</td>
<td>3-32</td>
</tr>
<tr>
<td></td>
<td>INDX (index)</td>
<td>3-32</td>
</tr>
<tr>
<td></td>
<td>INXCA (index by means of address-couple parameter)</td>
<td>3-33</td>
</tr>
<tr>
<td></td>
<td>MPCW (make PCW)</td>
<td>3-34</td>
</tr>
<tr>
<td></td>
<td>Read Evaluation Operators</td>
<td>3-34</td>
</tr>
<tr>
<td></td>
<td>aFOP (Fetch Operand)</td>
<td>3-34</td>
</tr>
<tr>
<td></td>
<td>aCPY (fetch copy descriptor)</td>
<td>3-34</td>
</tr>
<tr>
<td></td>
<td>VALC (value call)</td>
<td>3-35</td>
</tr>
<tr>
<td></td>
<td>LVLC (long value call)</td>
<td>3-36</td>
</tr>
<tr>
<td></td>
<td>NXLV (index and load value)</td>
<td>3-36</td>
</tr>
<tr>
<td></td>
<td>NXVA (index and load value by means of address-couple parameter)</td>
<td>3-37</td>
</tr>
<tr>
<td></td>
<td>NXLN (index and load name)</td>
<td>3-37</td>
</tr>
<tr>
<td></td>
<td>EVAL (evaluate)</td>
<td>3-38</td>
</tr>
<tr>
<td></td>
<td>LOAD (load)</td>
<td>3-39</td>
</tr>
<tr>
<td></td>
<td>LODT (load transparent)</td>
<td>3-39</td>
</tr>
<tr>
<td></td>
<td>Store Evaluation Operators</td>
<td>3-41</td>
</tr>
<tr>
<td></td>
<td>Normal Store Operators</td>
<td>3-41</td>
</tr>
<tr>
<td></td>
<td>STOD (store delete)</td>
<td>3-42</td>
</tr>
<tr>
<td>Section</td>
<td>Title</td>
<td>Page</td>
</tr>
<tr>
<td>---------</td>
<td>----------------------------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>3 (Cont)</td>
<td>STON (store non-delete)</td>
<td>3-42</td>
</tr>
<tr>
<td></td>
<td>STAD and STAN (store delete/non-delete by means of address-couple)</td>
<td>3-42</td>
</tr>
<tr>
<td></td>
<td>Overwrite Operators</td>
<td>3-43</td>
</tr>
<tr>
<td></td>
<td>OVRD (overwrite delete)</td>
<td>3-43</td>
</tr>
<tr>
<td></td>
<td>OVRN (overwrite non-delete)</td>
<td>3-43</td>
</tr>
<tr>
<td></td>
<td>RDLK (read and lock)</td>
<td>3-44</td>
</tr>
<tr>
<td></td>
<td>Interlock Operators</td>
<td>3-45</td>
</tr>
<tr>
<td></td>
<td>LOK (lock interlock)</td>
<td>3-47</td>
</tr>
<tr>
<td></td>
<td>UNLK (unlock interlock)</td>
<td>3-47</td>
</tr>
<tr>
<td></td>
<td>LOKC (conditional lock interlock)</td>
<td>3-48</td>
</tr>
<tr>
<td></td>
<td>LKID (read interlock status)</td>
<td>3-48</td>
</tr>
<tr>
<td></td>
<td>Processor State Operators</td>
<td>3-48</td>
</tr>
<tr>
<td></td>
<td>Code Stream Pointer Distribution</td>
<td>3-48</td>
</tr>
<tr>
<td></td>
<td>aPRCW (distribute PCW/RCW code-stream pointer)</td>
<td>3-48</td>
</tr>
<tr>
<td></td>
<td>Branching Operators</td>
<td>3-49</td>
</tr>
<tr>
<td></td>
<td>Static Branches</td>
<td>3-49</td>
</tr>
<tr>
<td></td>
<td>BRUN (branch unconditional)</td>
<td>3-49</td>
</tr>
<tr>
<td></td>
<td>BRTR and BRFL (branch true and branch false)</td>
<td>3-49</td>
</tr>
<tr>
<td></td>
<td>Dynamic Branches</td>
<td>3-50</td>
</tr>
<tr>
<td></td>
<td>DBUN (dynamic branch unconditional)</td>
<td>3-50</td>
</tr>
<tr>
<td></td>
<td>DBTR and DBFL (dynamic branch true and dynamic branch false)</td>
<td>3-51</td>
</tr>
<tr>
<td></td>
<td>Stack Structure Operators</td>
<td>3-51</td>
</tr>
<tr>
<td></td>
<td>Display Update</td>
<td>3-51</td>
</tr>
<tr>
<td></td>
<td>Procedure Entry Operators</td>
<td>3-51</td>
</tr>
<tr>
<td></td>
<td>MKST (mark stack)</td>
<td>3-52</td>
</tr>
<tr>
<td></td>
<td>MKSN (mark-stack bound to name-call)</td>
<td>3-53</td>
</tr>
<tr>
<td></td>
<td>IMKS (insert mark stack)</td>
<td>3-54</td>
</tr>
<tr>
<td></td>
<td>ENTR (enter)</td>
<td>3-54</td>
</tr>
<tr>
<td></td>
<td>Completing the MSCW</td>
<td>3-55</td>
</tr>
<tr>
<td></td>
<td>Constructing the RCW</td>
<td>3-55</td>
</tr>
<tr>
<td></td>
<td>Initializing the Processor State</td>
<td>3-56</td>
</tr>
<tr>
<td></td>
<td>aACCE (accidental entry)</td>
<td>3-56</td>
</tr>
<tr>
<td></td>
<td>aINTE (interrupt entry)</td>
<td>3-57</td>
</tr>
<tr>
<td></td>
<td>Procedure Exit Operators</td>
<td>3-59</td>
</tr>
<tr>
<td></td>
<td>EXIT (exit)</td>
<td>3-59</td>
</tr>
<tr>
<td></td>
<td>RETN (return)</td>
<td>3-61</td>
</tr>
<tr>
<td></td>
<td>Stack Environment Operator</td>
<td>3-62</td>
</tr>
<tr>
<td></td>
<td>MVST (move to stack)</td>
<td>3-62</td>
</tr>
<tr>
<td></td>
<td>Deactivating the Current Stack</td>
<td>3-62</td>
</tr>
<tr>
<td></td>
<td>Changing the Addressing Environment and Identifying the Destination Stack</td>
<td>3-62</td>
</tr>
<tr>
<td></td>
<td>Restoring Destination Stack</td>
<td>3-63</td>
</tr>
<tr>
<td></td>
<td>Updating the Lexical Environment State</td>
<td>3-63</td>
</tr>
<tr>
<td></td>
<td>Top-of-Stack Operators</td>
<td>3-64</td>
</tr>
<tr>
<td></td>
<td>DLET (delete top-of-stack)</td>
<td>3-64</td>
</tr>
<tr>
<td></td>
<td>EXCH (exchange top-of-stack)</td>
<td>3-64</td>
</tr>
<tr>
<td></td>
<td>DUPL (duplicate top-of-stack)</td>
<td>3-65</td>
</tr>
<tr>
<td></td>
<td>RSUP (rotate stack up)</td>
<td>3-65</td>
</tr>
</tbody>
</table>
## TABLE OF CONTENTS (Cont)

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3 (Cont)</td>
<td>RSDN (rotate stack down)</td>
<td>3-65</td>
</tr>
<tr>
<td></td>
<td>Processor-State Manipulation Operators</td>
<td>3-65</td>
</tr>
<tr>
<td></td>
<td>Read State Operators</td>
<td>3-66</td>
</tr>
<tr>
<td></td>
<td>RTFF (read true-false flip-flop)</td>
<td>3-66</td>
</tr>
<tr>
<td></td>
<td>RSNR (read SNR)</td>
<td>3-66</td>
</tr>
<tr>
<td></td>
<td>WHOI (read processor id)</td>
<td>3-66</td>
</tr>
<tr>
<td></td>
<td>WATI (read machine identification)</td>
<td>3-66</td>
</tr>
<tr>
<td></td>
<td>RTOD (read time of day clock)</td>
<td>3-67</td>
</tr>
<tr>
<td></td>
<td>RPRR (read processor register)</td>
<td>3-67</td>
</tr>
<tr>
<td></td>
<td>RIPS (read internal processor state)</td>
<td>3-67</td>
</tr>
<tr>
<td></td>
<td>Set State Operators</td>
<td>3-68</td>
</tr>
<tr>
<td></td>
<td>SXSN (set external sign flip-flop)</td>
<td>3-68</td>
</tr>
<tr>
<td></td>
<td>EEXI (enable external interrupts)</td>
<td>3-68</td>
</tr>
<tr>
<td></td>
<td>DEXI (disable external interrupts)</td>
<td>3-68</td>
</tr>
<tr>
<td></td>
<td>SINT (set interval timer)</td>
<td>3-68</td>
</tr>
<tr>
<td></td>
<td>WTOD (write time of day clock)</td>
<td>3-68</td>
</tr>
<tr>
<td></td>
<td>SPRR (set processor register)</td>
<td>3-69</td>
</tr>
<tr>
<td></td>
<td>RUNI (indicate running)</td>
<td>3-70</td>
</tr>
<tr>
<td></td>
<td>WIPS (write internal processor state)</td>
<td>3-70</td>
</tr>
<tr>
<td></td>
<td>ZIC (zero Interrupt_Count)</td>
<td>3-70</td>
</tr>
<tr>
<td></td>
<td>Read and Set State Operator</td>
<td>3-70</td>
</tr>
<tr>
<td></td>
<td>ROFF (read and reset overflow flip-flop)</td>
<td>3-70</td>
</tr>
<tr>
<td></td>
<td>Data Array Operators</td>
<td>3-71</td>
</tr>
<tr>
<td></td>
<td>Searching Operators</td>
<td>3-71</td>
</tr>
<tr>
<td></td>
<td>LLLU (linked list lookup)</td>
<td>3-71</td>
</tr>
<tr>
<td></td>
<td>SRCH (masked search for equal)</td>
<td>3-72</td>
</tr>
<tr>
<td></td>
<td>Pointer Operators</td>
<td>3-73</td>
</tr>
<tr>
<td></td>
<td>element_size conventions</td>
<td>3-73</td>
</tr>
<tr>
<td></td>
<td>Length Argument</td>
<td>3-74</td>
</tr>
<tr>
<td></td>
<td>Source Argument</td>
<td>3-74</td>
</tr>
<tr>
<td></td>
<td>Short-Source Operators</td>
<td>3-74</td>
</tr>
<tr>
<td></td>
<td>Destination Argument</td>
<td>3-75</td>
</tr>
<tr>
<td></td>
<td>Source1 and Source2 Arguments</td>
<td>3-75</td>
</tr>
<tr>
<td></td>
<td>Overlapping Source and Destination</td>
<td>3-75</td>
</tr>
<tr>
<td></td>
<td>Update Of Pointer-Operator Arguments</td>
<td>3-77</td>
</tr>
<tr>
<td></td>
<td>Unconditional Character-Transfer Operators</td>
<td>3-78</td>
</tr>
<tr>
<td></td>
<td>Character-Relational Operators</td>
<td>3-78</td>
</tr>
<tr>
<td></td>
<td>Scan Operators</td>
<td>3-79</td>
</tr>
<tr>
<td></td>
<td>Transfer Operators</td>
<td>3-80</td>
</tr>
<tr>
<td></td>
<td>Character-Sequence Compare Operators</td>
<td>3-81</td>
</tr>
<tr>
<td></td>
<td>Character Set-Membership Operators</td>
<td>3-82</td>
</tr>
<tr>
<td></td>
<td>Scan Operators</td>
<td>3-82</td>
</tr>
<tr>
<td></td>
<td>Transfer Operators</td>
<td>3-83</td>
</tr>
<tr>
<td></td>
<td>Character-Sequence Extraction Operator</td>
<td>3-83</td>
</tr>
<tr>
<td></td>
<td>Character Translate Operator</td>
<td>3-84</td>
</tr>
<tr>
<td></td>
<td>Decimal-Character-Sequence Operators</td>
<td>3-85</td>
</tr>
<tr>
<td></td>
<td>Pack Operators</td>
<td>3-86</td>
</tr>
</tbody>
</table>
## TABLE OF CONTENTS (Cont)

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3 (Cont)</td>
<td>Unpack Operators</td>
<td>3-87</td>
</tr>
<tr>
<td></td>
<td>Unpack-Unsigned Operators</td>
<td>3-87</td>
</tr>
<tr>
<td></td>
<td>Unpack-Signed Operators</td>
<td>3-88</td>
</tr>
<tr>
<td></td>
<td>Input-Convert Operators</td>
<td>3-89</td>
</tr>
<tr>
<td></td>
<td>Word-Transfer Operators</td>
<td>3-90</td>
</tr>
<tr>
<td></td>
<td>Word-Transfer-Protected Operators</td>
<td>3-90</td>
</tr>
<tr>
<td></td>
<td>Word-Transfer-Overwrite Operators</td>
<td>3-90</td>
</tr>
<tr>
<td></td>
<td>Primitive Display Operator</td>
<td>3-91</td>
</tr>
<tr>
<td></td>
<td>SHOW (primitive display)</td>
<td>3-91</td>
</tr>
<tr>
<td></td>
<td>Edit Operators</td>
<td>3-91</td>
</tr>
<tr>
<td></td>
<td>Enter-Edit Operators</td>
<td>3-92</td>
</tr>
<tr>
<td></td>
<td>Table edit-mode</td>
<td>3-92</td>
</tr>
<tr>
<td></td>
<td>Single edit-mode</td>
<td>3-92</td>
</tr>
<tr>
<td></td>
<td>Enter-Table-Edit Operators</td>
<td>3-92</td>
</tr>
<tr>
<td></td>
<td>Enter-Single-Edit Operators</td>
<td>3-94</td>
</tr>
<tr>
<td></td>
<td>Edit-Mode Operators</td>
<td>3-95</td>
</tr>
<tr>
<td></td>
<td>Character Skip Operators</td>
<td>3-95</td>
</tr>
<tr>
<td></td>
<td>Skip Forward</td>
<td>3-95</td>
</tr>
<tr>
<td></td>
<td>Skip Reverse</td>
<td>3-95</td>
</tr>
<tr>
<td></td>
<td>Character Insert Operators</td>
<td>3-96</td>
</tr>
<tr>
<td></td>
<td>INSU (insert unconditional)</td>
<td>3-96</td>
</tr>
<tr>
<td></td>
<td>INSC (insert conditional)</td>
<td>3-96</td>
</tr>
<tr>
<td></td>
<td>INOP (insert overpunch)</td>
<td>3-96</td>
</tr>
<tr>
<td></td>
<td>INSG (insert display sign)</td>
<td>3-96</td>
</tr>
<tr>
<td></td>
<td>ENDF (end float)</td>
<td>3-97</td>
</tr>
<tr>
<td></td>
<td>Character Move Operators</td>
<td>3-97</td>
</tr>
<tr>
<td></td>
<td>MCHR (move characters)</td>
<td>3-97</td>
</tr>
<tr>
<td></td>
<td>MVNU (move numeric)</td>
<td>3-97</td>
</tr>
<tr>
<td></td>
<td>MINS (move with insert)</td>
<td>3-98</td>
</tr>
<tr>
<td></td>
<td>MFLT (move with float)</td>
<td>3-98</td>
</tr>
<tr>
<td></td>
<td>Miscellaneous Edit Operators</td>
<td>3-99</td>
</tr>
<tr>
<td></td>
<td>RSTF (reset float flip-flop)</td>
<td>3-99</td>
</tr>
<tr>
<td></td>
<td>ENDE (end edit)</td>
<td>3-99</td>
</tr>
<tr>
<td></td>
<td>External Communication Operators</td>
<td>3-99</td>
</tr>
<tr>
<td></td>
<td>CUIO (communicate with Universal I/O)</td>
<td>3-99</td>
</tr>
<tr>
<td></td>
<td>SCNI/ SCNO (scan in/out) IDLE (idle until interrupt)</td>
<td>3-99</td>
</tr>
<tr>
<td></td>
<td>PAUS (pause until interrupt)</td>
<td>3-99</td>
</tr>
<tr>
<td></td>
<td>REMC (read external memory control)</td>
<td>3-99</td>
</tr>
<tr>
<td></td>
<td>WEMC (write external memory control)</td>
<td>3-100</td>
</tr>
<tr>
<td></td>
<td>Miscellaneous Operators</td>
<td>3-100</td>
</tr>
<tr>
<td></td>
<td>NOOP (no operation)</td>
<td>3-100</td>
</tr>
<tr>
<td></td>
<td>DLAY (delay)</td>
<td>3-100</td>
</tr>
<tr>
<td></td>
<td>PUSH (push working stack onto activation record)</td>
<td>3-100</td>
</tr>
<tr>
<td></td>
<td>STOP (unconditional processor halt)</td>
<td>3-101</td>
</tr>
<tr>
<td></td>
<td>HALT (conditional processor halt)</td>
<td>3-101</td>
</tr>
<tr>
<td></td>
<td>NVLD (invalid operator)</td>
<td>3-101</td>
</tr>
<tr>
<td></td>
<td>ASRT (assert)</td>
<td>3-101</td>
</tr>
</tbody>
</table>
# TABLE OF CONTENTS (Cont)

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3 (Cont)</td>
<td>VARI (introduce variant operator)</td>
<td>3-101</td>
</tr>
<tr>
<td>4</td>
<td>INTERRUPTS</td>
<td></td>
</tr>
<tr>
<td></td>
<td>General Information</td>
<td>4-1</td>
</tr>
<tr>
<td></td>
<td>Interrupt Parameters</td>
<td>4-1</td>
</tr>
<tr>
<td></td>
<td>Interrupt ID Parameter</td>
<td>4-1</td>
</tr>
<tr>
<td></td>
<td>Resumption Conditions</td>
<td>4-6</td>
</tr>
<tr>
<td></td>
<td>P2 parameter</td>
<td>4-7</td>
</tr>
<tr>
<td></td>
<td>Superhalt</td>
<td>4-7</td>
</tr>
<tr>
<td></td>
<td>Interrupt Definition</td>
<td>4-8</td>
</tr>
<tr>
<td></td>
<td>Operator Dependent Interrupts</td>
<td>4-8</td>
</tr>
<tr>
<td></td>
<td>MCP Service</td>
<td>4-10</td>
</tr>
<tr>
<td></td>
<td>Presence Bit</td>
<td>4-10</td>
</tr>
<tr>
<td></td>
<td>Paged Array</td>
<td>4-10</td>
</tr>
<tr>
<td></td>
<td>Binding Request</td>
<td>4-11</td>
</tr>
<tr>
<td></td>
<td>Stack Overflow</td>
<td>4-12</td>
</tr>
<tr>
<td></td>
<td>Block Exit</td>
<td>4-12</td>
</tr>
<tr>
<td></td>
<td>Locking and Unlocking</td>
<td>4-12</td>
</tr>
<tr>
<td></td>
<td>Error Reporting</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Invalid Operator</td>
<td>4-12</td>
</tr>
<tr>
<td></td>
<td>Undefined Operator</td>
<td>4-13</td>
</tr>
<tr>
<td></td>
<td>Invalid Stack Argument</td>
<td>4-13</td>
</tr>
<tr>
<td></td>
<td>Invalid Argument Value</td>
<td>4-14</td>
</tr>
<tr>
<td></td>
<td>Invalid Code Parameter</td>
<td>4-14</td>
</tr>
<tr>
<td></td>
<td>Invalid Reference</td>
<td>4-14</td>
</tr>
<tr>
<td></td>
<td>Invalid Reference Chain</td>
<td>4-14</td>
</tr>
<tr>
<td></td>
<td>Invalid Object</td>
<td>4-16</td>
</tr>
<tr>
<td></td>
<td>Invalid Index</td>
<td>4-16</td>
</tr>
<tr>
<td></td>
<td>Memory Protect</td>
<td>4-17</td>
</tr>
<tr>
<td></td>
<td>Divide by Zero</td>
<td>4-17</td>
</tr>
<tr>
<td></td>
<td>Exponent-Overflow</td>
<td>4-17</td>
</tr>
<tr>
<td></td>
<td>Exponent-Underflow</td>
<td>4-18</td>
</tr>
<tr>
<td></td>
<td>Precision Loss</td>
<td>4-18</td>
</tr>
<tr>
<td></td>
<td>Integer-Overflow</td>
<td>4-18</td>
</tr>
<tr>
<td></td>
<td>Stack-Underflow</td>
<td>4-19</td>
</tr>
<tr>
<td></td>
<td>Stack Structure Error</td>
<td>4-19</td>
</tr>
<tr>
<td></td>
<td>Code Segment Error</td>
<td>4-20</td>
</tr>
<tr>
<td></td>
<td>Invalid Program Word</td>
<td>4-20</td>
</tr>
<tr>
<td></td>
<td>Page Structure Error</td>
<td>4-20</td>
</tr>
<tr>
<td></td>
<td>False Assertion</td>
<td>4-21</td>
</tr>
<tr>
<td></td>
<td>Alarm Interrupts</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Invalid Address</td>
<td>4-21</td>
</tr>
<tr>
<td></td>
<td>Uncorrectable Memory Error</td>
<td>4-21</td>
</tr>
<tr>
<td></td>
<td>Loop Timer</td>
<td>4-22</td>
</tr>
<tr>
<td></td>
<td>Hardware Error</td>
<td>4-22</td>
</tr>
<tr>
<td></td>
<td>External Interrupts</td>
<td>4-22</td>
</tr>
<tr>
<td></td>
<td>OPERATOR SET</td>
<td>A-1</td>
</tr>
<tr>
<td>A</td>
<td>General Information</td>
<td>A-1</td>
</tr>
</tbody>
</table>
## TABLE OF CONTENTS (Cont)

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>OPERATOR REFERENCE SUMMARIES</td>
<td>B-1</td>
</tr>
<tr>
<td></td>
<td>General Information</td>
<td>B-1</td>
</tr>
<tr>
<td></td>
<td>The Code-Stream Encoding Of The Operator</td>
<td>B-1</td>
</tr>
<tr>
<td></td>
<td>Clients</td>
<td>B-1</td>
</tr>
<tr>
<td></td>
<td>Stack State Transformation</td>
<td>B-1</td>
</tr>
<tr>
<td></td>
<td>Interrupts That May Be Generated</td>
<td>B-1</td>
</tr>
<tr>
<td></td>
<td>Symbols Used In This Appendix</td>
<td>B-2</td>
</tr>
<tr>
<td></td>
<td>Operator and Common Action Listing</td>
<td>B-3</td>
</tr>
<tr>
<td></td>
<td>aACCE</td>
<td>B-3</td>
</tr>
<tr>
<td></td>
<td>aCPY</td>
<td>B-3</td>
</tr>
<tr>
<td></td>
<td>aFOP</td>
<td>B-4</td>
</tr>
<tr>
<td></td>
<td>aINTE</td>
<td>B-4</td>
</tr>
<tr>
<td></td>
<td>aISX</td>
<td>B-5</td>
</tr>
<tr>
<td></td>
<td>aLXCH</td>
<td>B-5</td>
</tr>
<tr>
<td></td>
<td>aLXLK</td>
<td>B-6</td>
</tr>
<tr>
<td></td>
<td>aPRCW</td>
<td>B-6</td>
</tr>
<tr>
<td></td>
<td>ADD</td>
<td>B-7</td>
</tr>
<tr>
<td></td>
<td>AMAX</td>
<td>B-7</td>
</tr>
<tr>
<td></td>
<td>AMIN</td>
<td>B-7</td>
</tr>
<tr>
<td></td>
<td>ASRT</td>
<td>B-8</td>
</tr>
<tr>
<td></td>
<td>BCD</td>
<td>B-8</td>
</tr>
<tr>
<td></td>
<td>BRFL</td>
<td>B-8</td>
</tr>
<tr>
<td></td>
<td>BRTR</td>
<td>B-9</td>
</tr>
<tr>
<td></td>
<td>BRST</td>
<td>B-9</td>
</tr>
<tr>
<td></td>
<td>BRUN</td>
<td>B-9</td>
</tr>
<tr>
<td></td>
<td>BSET</td>
<td>B-9</td>
</tr>
<tr>
<td></td>
<td>CBON</td>
<td>B-9</td>
</tr>
<tr>
<td></td>
<td>CEQD</td>
<td>B-10</td>
</tr>
<tr>
<td></td>
<td>CEQU</td>
<td>B-10</td>
</tr>
<tr>
<td></td>
<td>CGED</td>
<td>B-10</td>
</tr>
<tr>
<td></td>
<td>CGEU</td>
<td>B-10</td>
</tr>
<tr>
<td></td>
<td>CGTD</td>
<td>B-11</td>
</tr>
<tr>
<td></td>
<td>CGTU</td>
<td>B-11</td>
</tr>
<tr>
<td></td>
<td>CHSN</td>
<td>B-11</td>
</tr>
<tr>
<td></td>
<td>CLED</td>
<td>B-11</td>
</tr>
<tr>
<td></td>
<td>CLEU</td>
<td>B-11</td>
</tr>
<tr>
<td></td>
<td>CLSD</td>
<td>B-12</td>
</tr>
<tr>
<td></td>
<td>CLSU</td>
<td>B-12</td>
</tr>
<tr>
<td></td>
<td>CNED</td>
<td>B-12</td>
</tr>
<tr>
<td></td>
<td>CNEU</td>
<td>B-12</td>
</tr>
<tr>
<td></td>
<td>CUIO</td>
<td>B-12</td>
</tr>
<tr>
<td></td>
<td>DBCD</td>
<td>B-13</td>
</tr>
<tr>
<td></td>
<td>DBFL</td>
<td>B-13</td>
</tr>
<tr>
<td></td>
<td>DBRS</td>
<td>B-13</td>
</tr>
<tr>
<td></td>
<td>DBST</td>
<td>B-14</td>
</tr>
<tr>
<td></td>
<td>DBTR</td>
<td>B-14</td>
</tr>
<tr>
<td></td>
<td>DBUN</td>
<td>B-14</td>
</tr>
</tbody>
</table>
# TABLE OF CONTENTS (Cont)

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>B (Cont)</td>
<td>DEXI</td>
<td>B-14</td>
</tr>
<tr>
<td></td>
<td>DFTR</td>
<td>B-15</td>
</tr>
<tr>
<td></td>
<td>DINS</td>
<td>B-15</td>
</tr>
<tr>
<td></td>
<td>DISO</td>
<td>B-16</td>
</tr>
<tr>
<td></td>
<td>DIVD</td>
<td>B-16</td>
</tr>
<tr>
<td></td>
<td>DLAY</td>
<td>B-16</td>
</tr>
<tr>
<td></td>
<td>DLET</td>
<td>B-17</td>
</tr>
<tr>
<td></td>
<td>DRNT</td>
<td>B-17</td>
</tr>
<tr>
<td></td>
<td>DSLF</td>
<td>B-17</td>
</tr>
<tr>
<td></td>
<td>DSRF</td>
<td>B-18</td>
</tr>
<tr>
<td></td>
<td>DSRR</td>
<td>B-18</td>
</tr>
<tr>
<td></td>
<td>DSRS</td>
<td>B-18</td>
</tr>
<tr>
<td></td>
<td>DSRT</td>
<td>B-19</td>
</tr>
<tr>
<td></td>
<td>DUPL</td>
<td>B-19</td>
</tr>
<tr>
<td></td>
<td>EEXI</td>
<td>B-19</td>
</tr>
<tr>
<td></td>
<td>ENDE</td>
<td>B-19</td>
</tr>
<tr>
<td></td>
<td>ENDF</td>
<td>B-20</td>
</tr>
<tr>
<td></td>
<td>ENTR</td>
<td>B-21</td>
</tr>
<tr>
<td></td>
<td>EQU</td>
<td>B-22</td>
</tr>
<tr>
<td></td>
<td>EVAL</td>
<td>B-22</td>
</tr>
<tr>
<td></td>
<td>EXCH</td>
<td>B-22</td>
</tr>
<tr>
<td></td>
<td>EXIT</td>
<td>B-23</td>
</tr>
<tr>
<td></td>
<td>EXPU</td>
<td>B-23</td>
</tr>
<tr>
<td></td>
<td>EXSD</td>
<td>B-24</td>
</tr>
<tr>
<td></td>
<td>EXSU</td>
<td>B-24</td>
</tr>
<tr>
<td></td>
<td>FLTR</td>
<td>B-25</td>
</tr>
<tr>
<td></td>
<td>GREQ</td>
<td>B-25</td>
</tr>
<tr>
<td></td>
<td>GRTR</td>
<td>B-25</td>
</tr>
<tr>
<td></td>
<td>HALT</td>
<td>B-26</td>
</tr>
<tr>
<td></td>
<td>ICLD</td>
<td>B-26</td>
</tr>
<tr>
<td></td>
<td>ICRD</td>
<td>B-26</td>
</tr>
<tr>
<td></td>
<td>ICUD</td>
<td>B-26</td>
</tr>
<tr>
<td></td>
<td>ICVD</td>
<td>B-27</td>
</tr>
<tr>
<td></td>
<td>ICVU</td>
<td>B-27</td>
</tr>
<tr>
<td></td>
<td>IDIV</td>
<td>B-27</td>
</tr>
<tr>
<td></td>
<td>IDLE</td>
<td>B-27</td>
</tr>
<tr>
<td></td>
<td>IMKS</td>
<td>B-28</td>
</tr>
<tr>
<td></td>
<td>INDX</td>
<td>B-29</td>
</tr>
<tr>
<td></td>
<td>INOP</td>
<td>B-30</td>
</tr>
<tr>
<td></td>
<td>INSC</td>
<td>B-30</td>
</tr>
<tr>
<td></td>
<td>INSG</td>
<td>B-31</td>
</tr>
<tr>
<td></td>
<td>INSR</td>
<td>B-31</td>
</tr>
<tr>
<td></td>
<td>INSU</td>
<td>B-31</td>
</tr>
<tr>
<td></td>
<td>INXA</td>
<td>B-32</td>
</tr>
<tr>
<td></td>
<td>ISOL</td>
<td>B-32</td>
</tr>
<tr>
<td></td>
<td>JOIN</td>
<td>B-33</td>
</tr>
<tr>
<td></td>
<td>LAND</td>
<td>B-33</td>
</tr>
<tr>
<td>Section</td>
<td>Title</td>
<td>Page</td>
</tr>
<tr>
<td>---------</td>
<td>-------------</td>
<td>------</td>
</tr>
<tr>
<td>B (Cont)</td>
<td>LEQV</td>
<td>B-33</td>
</tr>
<tr>
<td></td>
<td>LESS</td>
<td>B-33</td>
</tr>
<tr>
<td></td>
<td>LKID</td>
<td>B-34</td>
</tr>
<tr>
<td></td>
<td>LLIU</td>
<td>B-34</td>
</tr>
<tr>
<td></td>
<td>LNMC</td>
<td>B-35</td>
</tr>
<tr>
<td></td>
<td>LNOT</td>
<td>B-35</td>
</tr>
<tr>
<td></td>
<td>LOAD</td>
<td>B-35</td>
</tr>
<tr>
<td></td>
<td>LODT</td>
<td>B-36</td>
</tr>
<tr>
<td></td>
<td>LOG2</td>
<td>B-36</td>
</tr>
<tr>
<td></td>
<td>LOK</td>
<td>B-36</td>
</tr>
<tr>
<td></td>
<td>LOKC</td>
<td>B-37</td>
</tr>
<tr>
<td></td>
<td>LOR</td>
<td>B-37</td>
</tr>
<tr>
<td></td>
<td>LSEQ</td>
<td>B-37</td>
</tr>
<tr>
<td></td>
<td>LT8</td>
<td>B-37</td>
</tr>
<tr>
<td></td>
<td>LT16</td>
<td>B-37</td>
</tr>
<tr>
<td></td>
<td>LT48</td>
<td>B-37</td>
</tr>
<tr>
<td></td>
<td>LVLC</td>
<td>B-38</td>
</tr>
<tr>
<td></td>
<td>MCHR</td>
<td>B-38</td>
</tr>
<tr>
<td></td>
<td>MFLT</td>
<td>B-38</td>
</tr>
<tr>
<td></td>
<td>MINS</td>
<td>B-39</td>
</tr>
<tr>
<td></td>
<td>MKSN</td>
<td>B-39</td>
</tr>
<tr>
<td></td>
<td>MKST</td>
<td>B-39</td>
</tr>
<tr>
<td></td>
<td>MPCW</td>
<td>B-40</td>
</tr>
<tr>
<td></td>
<td>MULT</td>
<td>B-40</td>
</tr>
<tr>
<td></td>
<td>MULX</td>
<td>B-40</td>
</tr>
<tr>
<td></td>
<td>MVNU</td>
<td>B-40</td>
</tr>
<tr>
<td></td>
<td>MVST</td>
<td>B-41</td>
</tr>
<tr>
<td></td>
<td>NAMC</td>
<td>B-42</td>
</tr>
<tr>
<td></td>
<td>NEQL</td>
<td>B-43</td>
</tr>
<tr>
<td></td>
<td>NOOP</td>
<td>B-43</td>
</tr>
<tr>
<td></td>
<td>NORM</td>
<td>B-43</td>
</tr>
<tr>
<td></td>
<td>NTGD</td>
<td>B-44</td>
</tr>
<tr>
<td></td>
<td>NTGR</td>
<td>B-44</td>
</tr>
<tr>
<td></td>
<td>NTIA</td>
<td>B-44</td>
</tr>
<tr>
<td></td>
<td>NTTD</td>
<td>B-44</td>
</tr>
<tr>
<td></td>
<td>NVLD</td>
<td>B-45</td>
</tr>
<tr>
<td></td>
<td>NXLN</td>
<td>B-45</td>
</tr>
<tr>
<td></td>
<td>NXLV</td>
<td>B-46</td>
</tr>
<tr>
<td></td>
<td>NXVA</td>
<td>B-47</td>
</tr>
<tr>
<td></td>
<td>OCRX</td>
<td>B-47</td>
</tr>
<tr>
<td></td>
<td>ONE</td>
<td>B-48</td>
</tr>
<tr>
<td></td>
<td>OVRD</td>
<td>B-48</td>
</tr>
<tr>
<td></td>
<td>OVRN</td>
<td>B-48</td>
</tr>
<tr>
<td></td>
<td>PACD</td>
<td>B-48</td>
</tr>
<tr>
<td></td>
<td>PACU</td>
<td>B-48</td>
</tr>
<tr>
<td></td>
<td>PAUS</td>
<td>B-49</td>
</tr>
<tr>
<td></td>
<td>PKLD</td>
<td>B-49</td>
</tr>
</tbody>
</table>
### TABLE OF CONTENTS (Cont)

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>B (Cont)</td>
<td>PKRD</td>
<td>B-49</td>
</tr>
<tr>
<td></td>
<td>PKUD</td>
<td>B-50</td>
</tr>
<tr>
<td></td>
<td>PUSH</td>
<td>B-50</td>
</tr>
<tr>
<td></td>
<td>RDIV</td>
<td>B-50</td>
</tr>
<tr>
<td></td>
<td>RDLK</td>
<td>B-51</td>
</tr>
<tr>
<td></td>
<td>REMC</td>
<td>B-51</td>
</tr>
<tr>
<td></td>
<td>RETN</td>
<td>B-52</td>
</tr>
<tr>
<td></td>
<td>RIPS</td>
<td>B-52</td>
</tr>
<tr>
<td></td>
<td>RNGT</td>
<td>B-53</td>
</tr>
<tr>
<td></td>
<td>ROFF</td>
<td>B-53</td>
</tr>
<tr>
<td></td>
<td>RPRR</td>
<td>B-53</td>
</tr>
<tr>
<td></td>
<td>RSDN</td>
<td>B-54</td>
</tr>
<tr>
<td></td>
<td>RSNR</td>
<td>B-54</td>
</tr>
<tr>
<td></td>
<td>RSTF</td>
<td>B-54</td>
</tr>
<tr>
<td></td>
<td>RSUP</td>
<td>B-54</td>
</tr>
<tr>
<td></td>
<td>RTAG</td>
<td>B-54</td>
</tr>
<tr>
<td></td>
<td>RTFF</td>
<td>B-55</td>
</tr>
<tr>
<td></td>
<td>RTOD</td>
<td>B-55</td>
</tr>
<tr>
<td></td>
<td>RUNI</td>
<td>B-55</td>
</tr>
<tr>
<td></td>
<td>SAME</td>
<td>B-56</td>
</tr>
<tr>
<td></td>
<td>SCLF</td>
<td>B-56</td>
</tr>
<tr>
<td></td>
<td>SCRF</td>
<td>B-56</td>
</tr>
<tr>
<td></td>
<td>SCRR</td>
<td>B-57</td>
</tr>
<tr>
<td></td>
<td>SCRS</td>
<td>B-57</td>
</tr>
<tr>
<td></td>
<td>SCRT</td>
<td>B-57</td>
</tr>
<tr>
<td></td>
<td>SEQD</td>
<td>B-58</td>
</tr>
<tr>
<td></td>
<td>SEQU</td>
<td>B-58</td>
</tr>
<tr>
<td></td>
<td>SFDC</td>
<td>B-58</td>
</tr>
<tr>
<td></td>
<td>SFSC</td>
<td>B-59</td>
</tr>
<tr>
<td></td>
<td>SGED</td>
<td>B-59</td>
</tr>
<tr>
<td></td>
<td>SGEU</td>
<td>B-59</td>
</tr>
<tr>
<td></td>
<td>SGTD</td>
<td>B-59</td>
</tr>
<tr>
<td></td>
<td>SGTU</td>
<td>B-59</td>
</tr>
<tr>
<td></td>
<td>SHOW</td>
<td>B-60</td>
</tr>
<tr>
<td></td>
<td>SINT</td>
<td>B-60</td>
</tr>
<tr>
<td></td>
<td>SISO</td>
<td>B-61</td>
</tr>
<tr>
<td></td>
<td>SLED</td>
<td>B-61</td>
</tr>
<tr>
<td></td>
<td>SLEU</td>
<td>B-61</td>
</tr>
<tr>
<td></td>
<td>SLSD</td>
<td>B-62</td>
</tr>
<tr>
<td></td>
<td>SLSU</td>
<td>B-62</td>
</tr>
<tr>
<td></td>
<td>SNED</td>
<td>B-62</td>
</tr>
<tr>
<td></td>
<td>SNEU</td>
<td>B-62</td>
</tr>
<tr>
<td></td>
<td>SNGL</td>
<td>B-62</td>
</tr>
<tr>
<td></td>
<td>SGNT</td>
<td>B-63</td>
</tr>
<tr>
<td></td>
<td>SPLT</td>
<td>B-63</td>
</tr>
<tr>
<td></td>
<td>SPRR</td>
<td>B-64</td>
</tr>
<tr>
<td></td>
<td>SRCH</td>
<td>B-64</td>
</tr>
<tr>
<td></td>
<td>SRDC</td>
<td>B-64</td>
</tr>
</tbody>
</table>
## TABLE OF CONTENTS (Cont)

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>B (Cont)</td>
<td>SRSC</td>
<td>B-65</td>
</tr>
<tr>
<td></td>
<td>STAD</td>
<td>B-65</td>
</tr>
<tr>
<td></td>
<td>STAG</td>
<td>B-66</td>
</tr>
<tr>
<td></td>
<td>STAN</td>
<td>B-66</td>
</tr>
<tr>
<td></td>
<td>STFF</td>
<td>B-66</td>
</tr>
<tr>
<td></td>
<td>STOD</td>
<td>B-67</td>
</tr>
<tr>
<td></td>
<td>STON</td>
<td>B-68</td>
</tr>
<tr>
<td></td>
<td>STOP</td>
<td>B-68</td>
</tr>
<tr>
<td></td>
<td>SUBT</td>
<td>B-68</td>
</tr>
<tr>
<td></td>
<td>SWFD</td>
<td>B-69</td>
</tr>
<tr>
<td></td>
<td>SWFU</td>
<td>B-69</td>
</tr>
<tr>
<td></td>
<td>SWTU</td>
<td>B-69</td>
</tr>
<tr>
<td></td>
<td>SXSN</td>
<td>B-70</td>
</tr>
<tr>
<td></td>
<td>TEED</td>
<td>B-70</td>
</tr>
<tr>
<td></td>
<td>TEEU</td>
<td>B-71</td>
</tr>
<tr>
<td></td>
<td>TEQD</td>
<td>B-71</td>
</tr>
<tr>
<td></td>
<td>TEQU</td>
<td>B-72</td>
</tr>
<tr>
<td></td>
<td>TGED</td>
<td>B-72</td>
</tr>
<tr>
<td></td>
<td>TGEU</td>
<td>B-72</td>
</tr>
<tr>
<td></td>
<td>TGTD</td>
<td>B-72</td>
</tr>
<tr>
<td></td>
<td>TGTU</td>
<td>B-72</td>
</tr>
<tr>
<td></td>
<td>TLED</td>
<td>B-72</td>
</tr>
<tr>
<td></td>
<td>TLEU</td>
<td>B-73</td>
</tr>
<tr>
<td></td>
<td>TLSD</td>
<td>B-73</td>
</tr>
<tr>
<td></td>
<td>TLSU</td>
<td>B-73</td>
</tr>
<tr>
<td></td>
<td>TNED</td>
<td>B-73</td>
</tr>
<tr>
<td></td>
<td>TNEU</td>
<td>B-73</td>
</tr>
<tr>
<td></td>
<td>TRNS</td>
<td>B-74</td>
</tr>
<tr>
<td></td>
<td>TUND</td>
<td>B-75</td>
</tr>
<tr>
<td></td>
<td>TUNU</td>
<td>B-75</td>
</tr>
<tr>
<td></td>
<td>TWFD</td>
<td>B-76</td>
</tr>
<tr>
<td></td>
<td>TWFU</td>
<td>B-76</td>
</tr>
<tr>
<td></td>
<td>TWOD</td>
<td>B-77</td>
</tr>
<tr>
<td></td>
<td>TWOU</td>
<td>B-77</td>
</tr>
<tr>
<td></td>
<td>TWSD</td>
<td>B-78</td>
</tr>
<tr>
<td></td>
<td>TWSU</td>
<td>B-78</td>
</tr>
<tr>
<td></td>
<td>TWTD</td>
<td>B-79</td>
</tr>
<tr>
<td></td>
<td>TWTU</td>
<td>B-79</td>
</tr>
<tr>
<td></td>
<td>UNLK</td>
<td>B-79</td>
</tr>
<tr>
<td></td>
<td>UPLD</td>
<td>B-79</td>
</tr>
<tr>
<td></td>
<td>UPLU</td>
<td>B-79</td>
</tr>
<tr>
<td></td>
<td>UPRD</td>
<td>B-79</td>
</tr>
<tr>
<td></td>
<td>UPRU</td>
<td>B-80</td>
</tr>
<tr>
<td></td>
<td>UPRU</td>
<td>B-80</td>
</tr>
<tr>
<td></td>
<td>UPUD</td>
<td>B-80</td>
</tr>
<tr>
<td></td>
<td>UPUU</td>
<td>B-80</td>
</tr>
<tr>
<td></td>
<td>USND</td>
<td>B-81</td>
</tr>
<tr>
<td></td>
<td>USNU</td>
<td>B-81</td>
</tr>
</tbody>
</table>
# TABLE OF CONTENTS (Cont)

<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>B (Cont)</td>
<td>VALC</td>
<td>B-81</td>
</tr>
<tr>
<td></td>
<td>VARI</td>
<td>B-81</td>
</tr>
<tr>
<td></td>
<td>WATI</td>
<td>B-82</td>
</tr>
<tr>
<td></td>
<td>WEMC</td>
<td>B-82</td>
</tr>
<tr>
<td></td>
<td>WHOI</td>
<td>B-82</td>
</tr>
<tr>
<td></td>
<td>WIPS</td>
<td>B-82</td>
</tr>
<tr>
<td></td>
<td>WTOD</td>
<td>B-83</td>
</tr>
<tr>
<td></td>
<td>XTND</td>
<td>B-83</td>
</tr>
<tr>
<td></td>
<td>ZERO</td>
<td>B-83</td>
</tr>
<tr>
<td></td>
<td>ZIC</td>
<td>B-83</td>
</tr>
<tr>
<td>C</td>
<td>OPERATOR DEPENDENT INTERRUPT REFERENCE SUMMARIES</td>
<td>C-1</td>
</tr>
<tr>
<td></td>
<td>General Information</td>
<td>C-1</td>
</tr>
<tr>
<td></td>
<td>Binding Request</td>
<td>C-2</td>
</tr>
<tr>
<td></td>
<td>Block Exit</td>
<td>C-2</td>
</tr>
<tr>
<td></td>
<td>Code Segment Error</td>
<td>C-2</td>
</tr>
<tr>
<td></td>
<td>Divide by Zero</td>
<td>C-2</td>
</tr>
<tr>
<td></td>
<td>Exponent Overflow</td>
<td>C-2</td>
</tr>
<tr>
<td></td>
<td>Exponent Underflow</td>
<td>C-3</td>
</tr>
<tr>
<td></td>
<td>False Assertion</td>
<td>C-3</td>
</tr>
<tr>
<td></td>
<td>Integer Overflow</td>
<td>C-3</td>
</tr>
<tr>
<td></td>
<td>Invalid Argument Value</td>
<td>C-5</td>
</tr>
<tr>
<td></td>
<td>Invalid Code Parameter</td>
<td>C-6</td>
</tr>
<tr>
<td></td>
<td>Invalid Index</td>
<td>C-6</td>
</tr>
<tr>
<td></td>
<td>Invalid Object</td>
<td>C-8</td>
</tr>
<tr>
<td></td>
<td>Invalid Operator</td>
<td>C-9</td>
</tr>
<tr>
<td></td>
<td>Invalid Reference</td>
<td>C-9</td>
</tr>
<tr>
<td></td>
<td>Invalid Reference Chain</td>
<td>C-10</td>
</tr>
<tr>
<td></td>
<td>Invalid Stack Argument</td>
<td>C-10</td>
</tr>
<tr>
<td></td>
<td>Locking</td>
<td>C-13</td>
</tr>
<tr>
<td></td>
<td>Memory Protect</td>
<td>C-14</td>
</tr>
<tr>
<td></td>
<td>Paged Array</td>
<td>C-15</td>
</tr>
<tr>
<td></td>
<td>Page Structure Error</td>
<td>C-16</td>
</tr>
<tr>
<td></td>
<td>Precision Loss</td>
<td>C-16</td>
</tr>
<tr>
<td></td>
<td>Presence Bit</td>
<td>C-17</td>
</tr>
<tr>
<td></td>
<td>Stack Overflow</td>
<td>C-18</td>
</tr>
<tr>
<td></td>
<td>Stack Structure Error</td>
<td>C-18</td>
</tr>
<tr>
<td></td>
<td>Stack Underflow</td>
<td>C-18</td>
</tr>
<tr>
<td></td>
<td>Undefined Operator</td>
<td>C-19</td>
</tr>
<tr>
<td></td>
<td>Unlocking</td>
<td>C-19</td>
</tr>
</tbody>
</table>
LIST OF ILLUSTRATIONS

<table>
<thead>
<tr>
<th>Figure</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>Word Format</td>
<td>1-1</td>
</tr>
<tr>
<td>1-2</td>
<td>Single Precision Operand Format</td>
<td>1-3</td>
</tr>
<tr>
<td>1-3</td>
<td>Double Precision Operand Format</td>
<td>1-4</td>
</tr>
<tr>
<td>1-4</td>
<td>Boolean Operand Format</td>
<td>1-6</td>
</tr>
<tr>
<td>1-5</td>
<td>Tag-4 Word Format</td>
<td>1-7</td>
</tr>
<tr>
<td>1-6</td>
<td>Tag-6 Word Format</td>
<td>1-7</td>
</tr>
<tr>
<td>1-7</td>
<td>Program Code Word Format</td>
<td>1-8</td>
</tr>
<tr>
<td>1-8</td>
<td>Data Descriptor Format</td>
<td>1-9</td>
</tr>
<tr>
<td>1-9</td>
<td>Code Segment Descriptor Format</td>
<td>1-11</td>
</tr>
<tr>
<td>1-10</td>
<td>Normal Indirect Reference Word Format</td>
<td>1-13</td>
</tr>
<tr>
<td>1-11</td>
<td>SIRW Word Format</td>
<td>1-14</td>
</tr>
<tr>
<td>1-12</td>
<td>Indexed Word Data Descriptor Format</td>
<td>1-15</td>
</tr>
<tr>
<td>1-13</td>
<td>Indexed Character Data Descriptor (Pointer) Format</td>
<td>1-16</td>
</tr>
<tr>
<td>1-14</td>
<td>Program Control Word Format</td>
<td>1-17</td>
</tr>
<tr>
<td>1-15</td>
<td>Mark Stack Control Word (MSCW) Format</td>
<td>1-18</td>
</tr>
<tr>
<td>1-16</td>
<td>Return Control word (RCW) Format</td>
<td>1-19</td>
</tr>
<tr>
<td>1-17</td>
<td>Top Of Stack Control Word (TSCW) Format</td>
<td>1-20</td>
</tr>
<tr>
<td>1-18</td>
<td>Interlock Control word Format</td>
<td>1-21</td>
</tr>
<tr>
<td>2-1</td>
<td>Addressing environment example</td>
<td>2-4</td>
</tr>
<tr>
<td>2-2</td>
<td>Memory Environment Mapping</td>
<td>2-5</td>
</tr>
<tr>
<td>2-3</td>
<td>Topmost Activation Record Example</td>
<td>2-8</td>
</tr>
<tr>
<td>2-4</td>
<td>Processor Code Stream Pointer</td>
<td>2-9</td>
</tr>
<tr>
<td>4-1</td>
<td>P-1 Operator Dependent Interrupt (ODI) ID Parameter Format</td>
<td>4-2</td>
</tr>
<tr>
<td>4-2</td>
<td>P-1 Alarm Interrupt ID Parameter Format</td>
<td>4-3</td>
</tr>
<tr>
<td>4-3</td>
<td>P-1 External Interrupt ID Parameter Format</td>
<td>4-4</td>
</tr>
</tbody>
</table>

LIST OF TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-1</td>
<td>Address Couple Fence Decoding</td>
<td>1-12</td>
</tr>
<tr>
<td>A-1</td>
<td>Operators, Alphabetical List</td>
<td>A-1</td>
</tr>
<tr>
<td>A-2</td>
<td>Operators, Numerical List</td>
<td>A-6</td>
</tr>
</tbody>
</table>
INTRODUCTION

This manual describes and defines an architecture used in Burroughs Corporation data processing system products. Products that include architecture described in this manual are essentially compatible with each other, including four generations of prior system products. It is intended that this tradition extend to systems developed in the future.

"Essentially compatible", as used in this manual, means that programs written to process on one system also process on other systems sharing the same architectural design. Any reprogramming or adaptation to process a program on a similar system architecture will be of a minor nature. Programs originally written for execution on a prior generation system may require adaptation to account for present-day peripheral devices, which did not exist when the prior system architecture was designed. This is also true when adapting a present-day program to execute on a prior system design architecture.

This architecture is designed for use in systems with different hardware characteristics, called "implementations" in this manual. System implementations may differ in the manner or method of handling internal operations or reporting system status information. When "implementation" is used in this manual, it implies a possible variance between systems with different hardware characteristics. "Implementation" variances may explain why particular programs execute differently on systems that use this common architecture design.

This manual is designed to be used as the second volume of a two-volume System Reference Manual, for all systems that utilize this common architecture design. The first volume in a System Reference Manual set describes the characteristics of the hardware used in the system, and identifies the system designation. This second volume then describes the common operating system concepts and requirements.

This document is organized as four sections, followed by three reference appendixes. Sections are numbered and appendixes listed alphabetically.

Section 1: Data Structures
This section describes the data structures and formats used in this architecture. All structures and formats, including system control structures and formats, are given.

Section 2: Stack Concept and Processor State
This section describes the concepts and operating characteristics of a stack. The stack links the hardware and software of a system together, to initiate Activation Records of a program or process upon the system. Processor state (the system status required by the architecture) and memory addressing environment of the architecture are also described in this section.

Section 3: Operator Set and Common Actions
This section defines all operators in the architecture repertoire. Common Actions, which are general functions of the common architecture, are also described.

Section 4: Interrupts
Interrupts, generated by the architecture to document and define events and errors, are defined and described in this section.

Appendix A: Operator Code Lists
This appendix lists all operators of the architecture, in alphabetical order and by numeric-code value. It also identifies the mnemonic terms that distinguish operator functions. The system operating Mode for each operator code is specified.
Appendix B: Operator Reference Summaries
This appendix lists operator mnemonics in alphabetic order. For each operator, the changes to the top of the stack resulting from execution of the operator are given. In addition, all interrupts that can be generated during execution of an operator are identified. For each interrupt that is listed, the most probable cause is given.

Appendix C: Interrupt Reference Summaries
This appendix itemizes all Operator Dependent Interrupts (ODI), in alphabetic order. For each ODI, operators (listed in alphabetical order) that generate that ODI, along with the most probable cause for the interrupt, is given.

From time-to-time this manual digresses to provide pragmatic commentary. Pragmatic commentaries describe practical aspects and as such may represent interruptions of technical subject descriptions. The following convention is used to inform a reader of the start of pragmatic discussion. Pragmatic discussions terminate at new topic headings, which change the subject. The following is an example of a pragmatic commentary:

Pragmatic Notes

Pragmatic Notes Subject: Data Types

This architecture supports a number of data types that can be uniquely distinguished from each other by their structure; all such data types are defined in this section. This architecture supports additional data types that are distinguished by context; some of these are defined in this section, while the remainder are defined along with the applicable operators.
SECTION 1
DATA STRUCTURES

GENERAL INFORMATION

Words are the fundamental unit of data. A word consists of a tag field and an information field. Figure 1-1 shows the structure of a word and identifies the fields and bits within the word structure.

A tag field consists of four binary bits. The value of the tag field bits provides the general interpretation of data contained in the word information field. There are 16 different tag field values possible, but all possible values are not currently used. Some tag field values define words that have variable interpretations, but in these cases, information field bits further define the particular interpretation that applies to that word.

Words have 48 information field bits. The information field bits are numbered 47 down to zero, from the high-order bit down to the low-order bit. Within a word, the 48 bits are subdivided into smaller bit fields. A smaller field within the information field of a word is denoted [first:length]. First is the bit number of the high-order bit in the field (first \leq 47), and length is the field length in bits (length = 48). Fields are often given names, such as "stack_number" for "[47:12]". A field of an object, or the class formed by applying the field specification to a class of objects, is denoted by suffixing the field name or specification to the object or type name with an interposed dot: x.[46:1] or SIRW.stack_number.

![Figure 1-1. Word Format](image)

When necessary, fields are wrapped around from the lowest-order bit to the highest-order bit. If length > first + 1 then length – (first + 1) bits are concatenated starting from the highest-order bit (47). The following sequence illustrates the field [first:length] in the case where length > first + 1:

```
47,46, \ldots , first, \ldots ,0,47,46, \ldots ,last, \ldots ,1
```

```
\mid
\mid
\mid <-------- length ---------->
```
Word types are distinguished by tag value and frequently by additional type bits in the word. This section defines the data type name, tag and type bit identification, field interpretation, and semantics of each word type.

In the remainder of the document, word types will be referred to by type name. Because the data type double-precision consists of two words, the term "item" is used (instead of "word") to refer to an entity whose type may be double-precision.

**EVEN-TAG WORDS**

Words with even tag values serve primarily as computation arguments, rather than as reference arguments or control structures.

An important aspect of such words is that they can be stored over in memory by normal store (as opposed to overwrite) operations, whereas all odd tagged words are protected from normal writes.

**Operands (Single-and Double-Precision)**

The great majority of data items dealt with by programs are operands, of which there are two types. A single-precision operand is a single word with a tag of 0 (see figure 1-2). A double-precision operand is a pair of consecutive words, both with a tag of 2 (the "first" word is always the word at the lower memory address whenever the operand is stored in memory). Figure 1-3 shows a double-precision operand.

Throughout this document, the term operand is used solely to refer to the type union single and double-precision.

Neither operand type has a unique interpretation applied to it. Operators, according to their function, apply different interpretations. For example, operands are interpreted as numeric values, bit vectors, and character sequences by arithmetic, word manipulation, and pointer operators, respectively. Numeric and Boolean operands are generated and interpreted by a wide variety of operators, and are therefore defined here. Section 3 defines additional operand interpretations with the operator groups that apply them.
### Figure 1-2. Single Precision Operand Format

<table>
<thead>
<tr>
<th>MV5354</th>
<th>mant_sign</th>
<th>exp_sign</th>
<th>exponent</th>
<th>mantissa</th>
</tr>
</thead>
<tbody>
<tr>
<td>mant_sign</td>
<td>[46: 1] Mantissa sign (0 = positive, 1 = negative)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>exp_sign</td>
<td>[45: 1] Exponent sign (0 = positive, 1 = negative)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>exponent</td>
<td>[44: 6] The power of eight to which the mantissa is scaled</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>mantissa</td>
<td>[38:39] The magnitude of the number before scaling</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Data Structures

1st word:
- mant_sign [46:1] Mantissa sign (0 = positive, 1 = negative)
- exp_sign [45:1] Exponent sign (0 = positive and 1 = negative)
- exponent [44:6] The low-order 6 bits of the exponent
- mantissa [38:39] The integral portion of the mantissa

2nd word:
- hi_order_exp [47:9] The high-order 9 bits of the exponent
- mantissa [38:39] The fractional portion of the mantissa

**Figure 1-3. Double Precision Operand Format**

In processor state, a double-precision operand is treated as a 96-bit operand with a single 4-bit tag equal to 2. When a tag-2 item is pushed onto the stack, the high-order and low-order words are written in that order, both with tags of 2. When a tag-2 word is popped from the expression stack as an argument, the next word is also popped from the stack and the two words joined to form the double-precision item; the word higher in the stack is taken as the low-order half of the double. If the second word popped does not have tag = 2, the action is undefined.
Numeric Operands

Many operators interpret operands as numeric values. The structure of the numeric data is defined in this section; details of numeric interpretation are found with the operator descriptions in Numeric Operand Interpretation.

A single-precision floating-point operand is represented as a word with the following fields:

- **mant__sign** [47:1] Not used
- **exp__sign** [46:1] Mantissa sign (0 = positive, 1 = negative)
- **exponent** [45:1] Exponent sign (0 = positive, 1 = negative)
- **mantissa** [44:6] The power of eight by which the mantissa is scaled
- **mantissa** [38:39] The integer magnitude of the number before scaling

A single-precision floating-point operand with exponent = 0 is used as the canonical representation of a single-precision integer; an operand in this form is called a single__integer.

The form "k-bit integer" (where k is an integer in {1 to 39}) is used to specify an operator output value in which field [47:48-k] contains zero. The same term is used to specify an operator input value in which fields [46:1] and [44:45-k] contain zero, or field [44:45] contains zero. (Bits 47 and 45 are insignificant in integer representations; bit 46 is insignificant if the mantissa value is zero.)

A double-precision floating-point operand is represented as two words with the following fields:

First word:

- **mant__sign** [47:1] Not used
- **exp__sign** [46:1] Mantissa sign (0 = positive, 1 = negative)
- **exponent** [45:1] Exponent sign (0 = positive and 1 = negative)
- **mantissa** [44:6] The low-order 6 bits of the exponent
- **mantissa** [38:39] The integral portion of the mantissa

Second word:

- **hi_order__exp** [47:9] The high-order 9 bits of the exponent
- **mantissa** [38:39] The fractional portion of the mantissa

A double-precision floating-point operand with exponent = 13 is used as the canonical representation of a double-precision integer; an operand in this form is called a double__integer.

Boolean Operands

Figure 1-4 shows the word format of a Boolean operand. Some operators generate and other operators consume operands interpreted as Boolean values. This architecture represents the Boolean values TRUE and FALSE as binary 1 and 0, respectively. The terms True and False are used to specify Boolean values: In the specification of a stack output from an operator, True and False are defined as the 1-bit integer values 1 and 0, respectively. In the specification of a stack argument for an operator, True and False are defined as operands with bit [0:1] equal to 1 or 0, respectively. Boolean interpretation ignores field [47:47] of any operand and the second word of a double-precision operand.
Boolean operands are generated by the relational operators, among others. Operands are interpreted as Boolean values by the branch operators and the ASRT (assert) operator. The logical operators do not interpret Boolean values; rather, they perform Boolean arithmetic upon all the bits of an item, in parallel.

<table>
<thead>
<tr>
<th>0</th>
<th>51</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>50</td>
</tr>
<tr>
<td>T</td>
<td>49</td>
</tr>
<tr>
<td>0</td>
<td>46</td>
</tr>
</tbody>
</table>

tag (0: single-precision, 2: double-precision (2nd word ignored))

[ 0: 1] Boolean value (0 = false, 1 = true)

**Figure 1-4. Boolean Operand Format**

**Tag-4 Word**

Tag-4 words are data words, but the only interpretation applied to them is as a 48-bit vector by a class of computational operators. Figure 1-5 shows the format of a tag-4 word.

Tag-4 words cannot normally be fetched to the expression stack as operands, and they are not valid arguments for arithmetic computational operators. However, they may be stored over by normal store operators.

This architecture does not exploit the tag value 4; the value is being held in reserve for application in future levels of this architecture. Software uses some configurations of tag-4 data as flags for various purposes.

**Tag-6 Word (Uninitialized Datum)**

Figure 1-6 shows the format of a tag-6 word. "Uninitialized datum" and "tag-6 word" are synonymous type names for a word whose tag is 6.

Tag-6 words are data words, but the only interpretation applied to them is as a 48-bit vector by a class of computational operators.

Tag-6 words cannot normally be fetched to the expression stack as operands, and they are not valid arguments for arithmetic computational operators. However, they may be stored over by normal store operators.
This architecture defines minimal semantics for tag-6 words. One utility is implied by the type name: a tag-6 word can be used as the initial value of a variable; an operator expecting an operand or descriptor will generate an interrupt, but a normal store operator can be used to assign an operand value to the variable. It is conventional for software to use the value zero with tag = 6 for this purpose; other tag-6 values are used by software to create distinctive flags for various purposes.

**ODD-TAG WORDS**

Program code words, program and data control words, and memory address reference words have odd tag field values. Words with odd tag values are protected against accidental destruction (by overwriting) while they are present in actual memory (but not in virtual memory). This architecture uses odd tag words to implement program control and direction over user programs, by means of a Master Control Program (MCP). Control functions such as the manual system initialization process and the interrupt control mechanism use odd tag words to implement their functions.

**PROGRAM CODE WORDS**

Variable length operator sequences are stored in arrays of program code words called code segments. Each program code-word contains six 8-bit containers called syllables, numbered zero to five from high-order to low-order. Figure 1-7 shows the format of a program code-word. The mapping of program codes into code words is defined in section 3.
A group of memory words may be associated together to form a "segment". This document refers to two classes of segments, "virtual" and "actual". Segments may contain either data or code. Virtual segments are defined by special objects called Data Segment Descriptors (DDs) and Code Segment Descriptors (CSDs). An actual segment is a contiguous group of memory words, and is defined by an unpaged Data Segment Descriptor or a Code Segment Descriptor.

Virtual data segments may be unpaged (represented by one actual segment of arbitrary length) or paged (subdivided into fixed-size actual segments, with a possibly shorter last page). Code segments are always unpaged.

**Pragmatic Notes**

Virtual/Actual Segments

In this architecture, both virtual and actual segments are defined by descriptors. This useful distinction exists between paged and unpaged data descriptors. Except in this context, the adjectives are seldom used.

**DESCRIPTORS**

Memory is organized into variable-size segments that are either data segments or program code segments. Data segments are used to implement a program's virtual memory segments and to contain data structures such as stacks and Segment Dictionaries. Program code segments are used to contain the operator sequences of a program. Both data segments and code segments are described by descriptors. Data-segment descriptors and code-segment descriptors are described in their respective subsections.

**Data Segment Descriptor**

A virtual data-segment is an array of elements, where an element of the array is a single word, a double word pair, or a "sub-word" character requiring 4 or 8 bits. Data-segment descriptor (DD) is the word type that describe data segments. The tag of a DD is 5. Figure 1-8 shows the DD word format.
Memory management of the data-segment utilizes a present bit, an address field, and a copy bit, which distinguishes two classes of DDs: original and copy descriptors. Copies may be either indexed or unindexed. The word "copy" is usually omitted in describing an indexed descriptor, because any indexed DD is a copy.

If the array is present, the address field of a descriptor contains the base memory location of the data-segment. The important distinction between original and copy descriptors exists for absent arrays: the address field of an absent original contains a software-encoded value; the address field of an absent copy contains the nominal address of an original descriptor for the array.

The element_size field of the DO specifies the type of array element: single-precision, double-precision, EBCDIC (8-bit), and hex (4-bit). The terms word descriptor and WordDD are used for descriptors whose element_size values are single or double-precision; the terms character descriptor and CharDD are used for descriptors whose element_size values are EBCDIC or hex. The terms SingleDD and DoubleDD are used for WordDDs with element_size single-and double-precision, respectively.

The read_only bit in a DD can be set to prevent use of the DD for write access to the data.

Indexed DDs are actually references, which are described later in this section.

Unindexed DDs have a length field and a paged indicator. The length field contains the number of elements in the array; the number of words in the array may be deduced from element_size and length.
If the paged bit is 0, there is no distinction between the "virtual" segment and an "actual" segment; when the DD is present it describes a single area of contiguous nominal memory addresses. If the paged bit is 1, the virtual-segment is paged, in which case it consists of a number of pages each page_size words long (the last page may be shorter). In a present paged descriptor the address field contains the memory address of the first word of a page-table segment, which contains descriptors for the individual pages. These page descriptors are original single-word unpaged DDs. When a paged descriptor is indexed, another level of indexing is performed so that the resulting indexed descriptor references the specified element of the specified page (see the INDX operator for a discussion of the indexing of paged descriptors).

Generally, there is one original DD for a segment, and copies are created by most of the operators that fetch DDs to the top of the stack. However, functional operator definition does not require precisely one original DD for each array. Furthermore, an original DD may be brought to the top of the stack without being transformed into a copy (but only the LODT and RDLK operators perform this action).

Operators that access data through descriptors depend on the following assumptions (the operators produce undefined results if the assumptions are not true):

1. The number of memory words occupied by a single unpaged segment is enough to hold all of the array elements of any unindexed descriptor referencing the array. That is, letting \( L \) = length from the data descriptor, \( W \) = number of words, and \( E \) = element size, then
   
   \[
   \begin{align*}
   &\text{for } E = \text{single, } W = L; \\
   &\text{for } E = \text{double, } W = 2* L; \\
   &\text{for } E = \text{EBCDIC, } W = (L + 5) \text{ DIV } 6; \\
   &\text{for } E = \text{hex, } W = (L + 11) \text{ DIV } 12. \\
   \end{align*}
   \]

2. The words directly before and after the actual segment have odd tags.

The two ways of determining the boundaries of data segments (the length in the unindexed descriptor and the odd-tagged words at the actual segment boundaries) are used by the operator set as follows:

1. The indexing operators use the unindexed descriptor length.
2. The operators that fetch and store data through indexed descriptors (other than the pointer operators) make no check at all (the previous index operation's check is trusted).
3. Set membership tables and translation tables are not checked.
4. The word transfer overwrite operators make no check.
5. The character reverse-skip edit operators can check the index in the pointer.
6. All other pointer operators use the odd-tagged boundary words.

This specification allows for the following inconsistency: an unindexed descriptor with an element-size of hex or EBCDIC may not be indexed beyond the length specified in the descriptor, but data may be accessed beyond this limit, up to the next word boundary, by pointer operators.

**Code Segment Descriptor**

A code-segment is an array of program code words referenced by a code-segment descriptor. Figure 1-9 shows the format of the code-segment descriptor. The tag value of a code-segment descriptor is 3.
Memory management utilizes a present bit, copy bit, and the address field. The interpretation of these fields is the same as for a data descriptor. (For a present code-segment, the address field contains the base memory location of the segment. For an absent code-segment, the address field in an original contains a software-encoded value, while the address field in an absent copy points to an original.) Copy code-segment descriptors are generated and used only as an interrupt parameter, when an attempt is made to execute code from an absent segment.

The seg_length field contains the number of code words in the segment. Code segments may not be paged.

**Figure 1-9. Code Segment Descriptor Format**

**Stack Segments**

A stack is a particular use of an actual segment, used to define program environments and maintain processing history. Stacks are referred to by stack numbers; a stack number is an index on a data descriptor called the Stack-Vector Descriptor (SVD). The SVD is a present unpaged unindexed SingleDD; it defines an actual segment that contains a stack descriptor for each stack in the system. A stack descriptor is an unpaged unindexed SingleDD. The allowable range of stack numbers is \{0 to min(4095,SVD.length-1)\}. The SVD is located at a nominal address calculated as D[0] + 2; that is, its address-couple is (0,2).

**Paged Segments**

A virtual-segment is associated with one or more actual segments. To an unpaged virtual-segment there corresponds exactly one actual segment; in this case the virtual-actual distinction can be considered redundant, and the adjective is often omitted.
A paged virtual-segment is represented by several actual segments, called pages. The Data Segment Descriptor is marked "paged"; it defines an actual segment called a "page table" containing one Data Segment Descriptor for each page. Each page DD is marked "unpaged" and "original"; it defines the actual segment for that page. All pages are page-size words long, except the last page in a virtual-segment, which may be shorter.

REFERENCES

There are several reference data types: 1) normal and 2) stuffed indirect reference words (NIRWs and SIRWs), which point to locations in activation records, 3) indexed data descriptors (IndexedDDs), which point to individual elements of data segments, and 4) program control words (PCWs), which provide code stream pointers and initial execution state values. Reference data types are described in the following paragraphs.

Address Couples

An address couple is a pair of indexes (Lambda, Delta) that reference a word in the current addressing environment: Lambda specifies a lexical level in the current addressing environment, and Delta is the offset to the referenced location from the base of the activation record at level Lambda. Note that the location referenced by an address-couple may vary according to the addressing environment at the time of its interpretation, depending on the value of D[ILL] and on the values of the MSCWs in the lexical chain.

Fixed-Fence Address Couples

Address couples in Normal Indirect Reference Words (NIRWs) and in several operators are encoded in 16 bits with a 4-bit lambda value in field [15:4] and a 12-bit delta value in field [11:12].

Variable-Fence Address Couples

Address couples in NAMC and VALC operators are encoded in 14 bits with a "variable fence" between Lambda and Delta. Taking advantage of the fact that Lambda must be less than or equal to LL, the number of high-order bits interpreted as the Lambda value varies with the value of LL at evaluation time. The remaining low-order bits are interpreted as the Delta value. Table 1-1 gives explicit ranges.

<table>
<thead>
<tr>
<th>LL range</th>
<th>Bits left of fence</th>
<th>Lambda range</th>
<th>Delta range</th>
</tr>
</thead>
<tbody>
<tr>
<td>{0 to 3}</td>
<td>2</td>
<td>{0 to LL}</td>
<td>{0 to 2**12 - 1}</td>
</tr>
<tr>
<td>{4 to 7}</td>
<td>3</td>
<td>{0 to LL}</td>
<td>{0 to 2**11 - 1}</td>
</tr>
<tr>
<td>{8 to 15}</td>
<td>4</td>
<td>{0 to LL}</td>
<td>{0 to 2**10 - 1}</td>
</tr>
</tbody>
</table>

The Lambda value is the reverse of the bits to the left of the fence, and the Delta value is taken from the bits to the right of the fence. Following are examples of address-couple interpretation. Each pair is the same address-couple representation, but notice the effect of the dynamic fence, indicated by the colon (:).

1 a) at LL = 2, 10:000000010011 ≥ (1,19)
   b) at LL = 13, 1000:0000010011 ≥ (1,19)

2 a) at LL = 5, 101:00001000000 ≥ (5,64)
   b) at LL = 3, 10:10001000000 ≥ (1,2112)
**Lexical Links**

A Lexical Link is represented by a pair of fields, stack_number and displacement; their values constitute a couple that specifies an activation record by identifying the stack that contains it and the number of words from the base of the stack to the base of the activation record.

Lexical links appear in Stuffed Indirect Reference Words (SIRWs) and entered Mark Stack Control Words (MSCWs).

**IRW (Indirect Reference Word)**

The term IRW is used for the type union of NIRW and SIRW. The tag of an IRW is 1.

(The term "indirect" refers to the fact that some operators, upon encountering a reference while attempting to fetch or store an operand, use the reference to define a new storage location for the operand. In this sense, an indexed data descriptor can also serve as an "indirect" reference. On the other hand, both IndexedDDs and IRWs are used as the initial or only reference by many operators.

**NIRW (Normal Indirect Reference Word)**

An NIRW is a dynamic address-couple that references a location in the current addressing environment. The tag of an NIRW is 1, and bit 18 is 0. Figure 1-10 shows the format of a NIRW.

The only field in an NIRW is an encoded address-couple, (Lambda, Delta).

<table>
<thead>
<tr>
<th>0</th>
<th>51</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>50</td>
</tr>
<tr>
<td>0</td>
<td>49</td>
</tr>
<tr>
<td>1</td>
<td>48</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Address Couple</th>
<th>Lambda</th>
<th>Delta</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Lambda, Delta)</td>
<td>[18:1]</td>
<td>[15:16]</td>
</tr>
<tr>
<td></td>
<td>[15:4]</td>
<td>[11:12]</td>
</tr>
</tbody>
</table>

**Figure 1-10. Normal Indirect Reference Word Format**

**SIRW (Stuffed Indirect Reference Word)**

An SIRW, like an NIRW, references a location in an addressing environment. The form of the reference, however, is such that an SIRW always points to the same location, regardless of the state of the current lexical addressing environment. The tag of an SIRW is 1, and bit 18 is 1. Figure 1-11 shows the format of a SIRW.
An SIRW has three fields: stack__number, displacement, and offset. The memory location referenced by an SIRW is computed by the following function:

\[
\text{BaseAddress}(\text{stack__number}) + \text{displacement} + \text{offset},
\]

where BaseAddress(\text{stack__number}) is the address of the base of the stack whose number is contained in the \text{stack__number} field. BaseAddress + displacement yields the address of the base word of an activation record, and offset is the index of the referenced location relative to that base.

Note that stack__number and displacement constitute a Lexical Link, and offset corresponds to NIRW-delta.

![Figure 1-11. SIRW Word Format](image)

| stack__number | [47:12] | The identification of the stack containing the referenced location |
| displacement   | [35:16] | The displacement from the base of the stack to the base of the activation record |
|               | [18: 1] | 1: denotes SIRW |
|               | [13: 1] | Reserved for software use |
| offset         | [12:13] | The offset from the base of the activation record to the referenced location |

**IndexedDD (Indexed Data Descriptor)**

IndexedDDs reference an individual element of a data-segment. The interpretation of an IndexedDD is a variation of the interpretation of a DD (it is an indexed copy DD). The tag of an IndexedDD is 5, and its Indexed bit is 1.

An IndexedDD’s read_only, element_size, present and address field are interpreted identically to those of an unindexed copy DD. (An IndexedDD must be a copy, and it cannot be paged.) An indexed word descriptor is called an IndexedWordDD or (more specifically) an IndexedSingleDD or IndexedDoubleDD (see Figure 1-12). An indexed character descriptor is called a Pointer (see Figure 1-13).

The interpretation of the index to the referenced element depends on element_size. For IndexedWordDDs, the index field is the word index from the base of the array or page to the single-precision word or to the first word of the double-precision word pair. For Pointers, the index field consists of two subfields: word_index, the index from the base of the array or page to the word containing the referenced character, and char_index, the character index within the word. For EBCDIC Pointers, char_index must be in the range \{0 to 5\}, and for hex Pointers, it must be in the range \{0 to 11\}. Char_index 0 is the highest-order character in the word.
Figure 1-12. Indexed Word Data Descriptor Format
Figure 1-13. Indexed Character Data Descriptor (Pointer) Format

**PCW (Program Control Word)**

A program control word (PCW) contains the initial code-stream pointer and execution state values associated with an activation record in the program. A PCW is the means by which the execution state is established for an activation record when it is entered (when it becomes the topmost activation record). The tag of a PCW is 7. Figure 1-14 shows the format of a PCW word.

The PCW code-stream pointer consists of the fields sdll, sdi, pwi, and psi. The PCW lex_level field indicates the lexical level at which the activation record is to run. The control_state attribute specifies execution in normal or control state.

**STACK LINKAGE WORDS**

There are three data types utilized for stack linkage. An MSCW (mark stack control word) and an RCW (return control word) are the two words that contain stack linkage values for an activation record in the addressing environment. A TSCW (top-of-stack control word) is used to preserve processor state in an inactive stack (a stack to which no processor is bound).
There are several data types that have a tag of 3: the three stack linkage words, code-segment descriptors, and program code words. There are no type bits within the words, and based only on tag value, they may not be distinguished from each other. However, these types are assumed to be distinguishable by context, and integrity of execution and addressing environment state depends on this assumption.

**MSCW (Mark Stack Control Word)**

A mark stack control word (MSCW) contains the History and Lexical Links for an activation record. The MSCW is the base word in the activation record and is pointed to by all links to it.

The history_link field is valid in any MSCW; it contains a relative displacement down the stack to the next MSCW on the historical chain. The entered bit indicates whether an activation record exists: if the bit is 0, the activation record is incipient and does not yet exist.

If entered = 1, the remaining fields in the MSCW are valid. The lex_level field indicates the lexical level of the activation record containing the MSCW, and the stack_number and displacement fields constitute the Lexical Link to the immediately global addressing space.
Figure 1-15. Mark Stack Control Word (MSCW) Format

RCW (Return Control Word)

An RCW is stored at the base location plus one of an activation record, immediately above the MSCW. The RCW is associated with MSCW.history_link and preserves code-stream pointer and execution state to be restored when the activation record is exited and execution is resumed in the prior topmost activation record on the historical chain. The tag of an RCW is 3. Figure 1-16 shows the format of a RCW.

The RCW code-stream pointer consists of the fields sdll, s1, pwi, and psi. Preserved execution state consists of control_state (the CS Boolean), the processor state Booleans defined in "General Boolean Accumulators", and lex_level (the lexical level of the prior topmost activation record on the historical chain defined by MSCW.history_link). A restart indicator in the RCW may condition restart state for the first operator in the designated code-stream.

The block_exit bit indicates whether or not an interrupt is to be generated when the activation record is deallocated. This bit is always initialized to 0 by the enter operators. It can be set to 1 by software, in which case it must be reset to 0 by software before an EXIT or RETN operator can deallocate the activation record associated with this RCW.

The exit_opt field can be used to retain two bits of state at procedure entry to enable an optimization at procedure exit; see the definitions of ENTR and EXIT.
Figure 1-16. Return Control word (RCW) Format

TSCW (Top of Stack Control Word)

When a processor is bound to a stack, its proc_id is stored in the base word of the stack as a 3-bit integer (tag = 0). The stack is said to be active; the processor is said to be "running in" the stack. When the stack is inactive (has no processor bound to it), the base word contains a TSCW. The tag of a TSCW is 3. Figure 1-17 shows the format of a TSCW.

The pointer to the top of the expression stack is preserved in stack_height, which holds the displacement from the base of the stack to the top of the expression stack; the historical chain pointer is preserved in SF_disp, which holds the displacement from the top of the expression stack down to the head of the historical chain. These values are saved and restored by the MVST operator. In this architecture, none of this state is altered by MVST, so the fields have been deleted from the TSCW. The rationale for the deletion is that CS and LL should not change during a MVST operation, and the state of the Boolean accumulators is not significant in the low-level operating-system contexts in which MVST is used.
The data type interlock and its associated operators provide a mechanism for processes to effect mutual exclusion of code regions. The operators accept either 0 or 3 in the tag of an interlock, but always set the tag to 3. Figure 1-18 shows an Interlock word format.

Each valid interlock status is named and defined in the following table, which also characterizes the contents of the owner_id and lock_control fields.

<table>
<thead>
<tr>
<th>Locked__Uncontended</th>
<th>Locked__Contended</th>
<th>Free</th>
<th>Locked__Uncontended</th>
<th>Busy</th>
</tr>
</thead>
<tbody>
<tr>
<td>state</td>
<td>locked__bit</td>
<td>not_free__bit</td>
<td>owner_id</td>
<td>lock_control</td>
</tr>
<tr>
<td>Free</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>arbitrary</td>
</tr>
<tr>
<td>Locked__Uncontended</td>
<td>1</td>
<td>1</td>
<td>owner stack number</td>
<td>arbitrary</td>
</tr>
<tr>
<td>Busy</td>
<td>0</td>
<td>1</td>
<td>busy stack number</td>
<td>0</td>
</tr>
<tr>
<td>Locked__Contended</td>
<td>0</td>
<td>1</td>
<td>owner stack number</td>
<td>non-zero</td>
</tr>
</tbody>
</table>

The combination locked__bit = 1 and not_free__bit = 0 is undefined and is not generated by the interlock operators. In this architecture, operators do not create Locked__Contended interlocks, but they distinguish the Locked__Contended from the Busy state.
This architecture is defined with 4-bit tags, but only tag values 0-7 are used to define data types. Tag values 8-15 are reserved for later Levels of this architecture specification.

The architecture specified in this document permits an implementation to handle the high tag values in either of the following ways:

1. Ignore the fourth bit (implement 3-bit tags).
2. Treat tags 8-15 as defining arbitrary bit-vector data types.

If option 1 is chosen, the entire document is to be read as specifying 3-bit tags and 51-bit words.

If option 2 is chosen, the following conventions apply:

1. Words with $tag = 8, 10, 12, or 14$ are treated as are those with $tag = 6$. That is, such words can be fetched with the LOAD operator, stored with the overwrite operators, and stored over with normal store operators; they may be used as computational but not arithmetic arguments.
2. Words with $tag = 9, 11, 13, or 15$ are treated as are those with $tag = 3$. That is, only the LOADT and RDLK operators can fetch them and only the overwrite and transfer-words-overwrite operators can store or store over them. If on the expression stack, they may be used as stack arguments for those operators that accept an argument of "any" type.

(Of course, these words are not treated as synonyms for words with $tag = 6$ or $tag = 3$; each different tag value is unique to such operators as RTAG, SAME, and SRCH, and in such assertions as "the tag of an RCW must be 3".)

This section contains the only discussion of tag values 8-15 in the document. Section 3 and the appendices make no reference to such tag values.
Pragmatic Notes

Software Conventions for the Fourth Tag Bit

Given the two options defined in this section, and given the specification of the remaining operators, the following software convention should avoid any confusion of the four-bit tags (with the possible exception of tag-transfer input/output): always force tag bit $3 = 1$ in the mask argument of the SRCH operator; force tag bit $3 = 0$ in all other contexts.
SECTION 2
STACK CONCEPT AND PROCESSOR STATE

GENERAL INFORMATION

This section discusses concepts associated with the process model implemented by the architecture. It is intended primarily to introduce the stack structure and control mechanism required by the operator set described in section 3 of this manual.

The hardware processor separates program functions into operators and operands. Program controller logic directs the fetching and execution of operator codes. Stack controller logic directs activity in the stack mechanism. Built-in synchronization circuits are required in the hardware of the system, to synchronize the operations of the program and stack controller mechanisms. The stack concept implemented in the system provides features necessary for automatic interrupt handling control logic, reentrant code programming techniques, and virtual memory operations.

Stack control functions include "common actions", which are described in detail in section 3 of this manual. This section describes the structure and linkages within the stack. Processor control logic is briefly described because system initialization functions utilize stack structure and require the automatic synchronization that exists between the stack and program controllers.

STACKS

The machine is oriented around the concept of a segmented memory and specially treated segments called stacks. The processor uses an expression stack; most operators take their arguments from the top of the stack and leave their results on top of the stack.

A stack can be considered the instantaneous state of a process. The stack contains a historical record of all procedures (blocks) that have been entered and not yet exited. A system can utilize many stacks, with a processor being assigned to one stack at a time (thus providing multiprogramming). A system can be equipped with more than one processor (thus providing multiprocessing); at any moment, each processor is bound to a different stack.

The data addressing space of the executing process is mapped into its stack, other stacks linked to it, and data segments referenced by descriptors contained in its stack structure.

CODE SEGMENT DICTIONARIES

Executable code is contained in segments defined by descriptors that occur in special segments called Code Segment Dictionaries. A code-segment dictionary can be considered the instantaneous state of a program.

ADDRESSING GRANULARITY

The unit of addressing is the word, a memory unit comprising 48 data bits and a 4-bit tag. Operators exist that can deal with parts of words, but memory is addressed and accessed in whole words. The term "item" is more general than "word"; an item may contain more than one word.
PROGRAM ADDRESSING ENVIRONMENT

The addressing environment of the executing code-stream consists of a set of local addressing spaces contained within stacks. These are called activation records (referred to as lexical regions elsewhere), and each consists of a set of variables addressed by an index relative to the base of the activation record. An activation record can be considered the instantaneous state of a procedure or block.

Activation records are managed by use of two linked lists: the historical chain and the current lexical chain. Both links are contained in a structure called a Mark Stack Control Word (MSCW), located at the base of the activation record; links to an activation record always address the base word.

The historical chain is a chronologically ordered list that consists of History Links connecting the MSCW of each activation record to that of its initiating activation record. An historical chain pointer to the most recently created MSCW is all that is required to access any activation record in the stack.

Activation records are created on the top of the stack by a sequence of operations:

1. A "mark stack" operation defines the base location for the incipient activation record, creating a new MSCW at the head of the historical chain.
2. A reference to the code for the new procedure is placed on the stack, followed by any parameters for the procedure.
3. An "enter" operation is performed. The new activation record is now linked into the lexical chain; the addressing environment and code-stream for the new procedure are established.

Prior to the "enter" operation, the MSCW is marked "inactive"; a historical linkage but not a lexical linkage exists and the incipient activation record is actually part of the expression stack of the initiating process. After step 3, the MSCW is marked "entered" and the new activation record formally exists.

(The activation record at the head of the lexical chain is deleted from the stack by the "exit" operation; the addressing environment and code stream for the historically prior activation record are reinstated.)

A History Link is represented as an integer displacement from an MSCW to its immediate predecessor MSCW in the stack.

The Lexical Link of an activation record points to the base of the immediately global addressing space, which is defined in terms of the static program structure as follows: if B0 and B1 are blocks in the program, B0 immediately contains B1, and activation records AR0 and AR1 correspond to B0 and B1, then AR0 is the immediately global addressing space of AR1.

The current addressing environment is the set of activation records addressed by the lexical chain whose head is the activation record bound to the executing code-stream. This activation record is called the topmost activation record and is the activation record that contains the first entered MSCW on the historical chain. The position of an activation record in the lexical chain defines its lexical level. The lexical level of the topmost activation record is defined to be LL; there are LL+1 activation records in the current environment. Lexical level 0 defines the end of the chain and denotes the most global addressing space. A lexical chain pointer to the topmost activation record is required for accessing the current environment.

A Lexical Link is a (stack number, displacement) couple. The stack number is an index that uniquely identifies a stack; the displacement is a relative position within the stack of the base of the activation record.

History Links always point to an MSCW in the same stack, but Lexical Links may point to an activation record in another stack. Therefore, an addressing environment may be mapped into a tree structure.
A general reference to an item in the current environment takes the form of a (Lambda, Delta) address couple, where Lambda is a lexical level and Delta is an offset to the referenced item from the base of the activation record at level Lambda. Address couples are the means of addressing locations in the current environment.

Processor management of the activation records in the stack utilizes the following registers:

- **F**: The nominal address of the most recent MSCW in the stack. F defines the head of the historical chain: all activation records and incipient activation records for the process are accessible by following History Links from F.

- **LL**: The lexical level of the topmost activation record in the current addressing environment — the level at which the processor is running. LL is always in the range 0 ≤ LL ≤ 15.

- **D[LL]**: The D[LL] nominal address of the MSCW at the base of the topmost activation record. D[LL] defines the head of the lexical chain: all activation records in the current addressing environment are accessible by following Lexical Links from D[LL].

- **D[0]**: The nominal address of the MSCW at the base of the most global activation record.

The stack-vector descriptor is located at address-couple (0,2); the interrupt entry is defined at address-couple (0,3). The stack-vector descriptor and the interrupt entry can be located relative to D[0], at nominal addresses D[0] + 2 and D[0] + 3, respectively, even when the lexical chain from D[LL] is invalid. Operators that redefine the lexical chain can change the D[0] value.

Addressing may be optimized by defining an array of "display" registers maintained such that:

- **D[i]**: The D[i] nominal address of the MSCW at the base of the activation record at level i in the current addressing environment, for i in {0 to LL}

Figure 2-1 shows an addressing environment example. Note that the lexical link from the level 2 activation record is to another stack; there could also be a fork in the stack-structure tree above the level 2 activation record. The activation record shown between the level LL and level LL-1 activation records is not linked into the current environment; it is shown as level k. Depending upon the lexical linkage, k might be equal to LL or greater or less.

**MEMORY ADDRESSING**

A process executing on a hardware processor (or on an extension of such a process into the I/O subsystem) has a program address space of $2^{20}$ words. Each of these words has a 20-bit nominal address ranging from 0 to $2^{20} - 1$. It is this nominal address that occurs in descriptors and state registers; it is often called simply the memory address.
A system may have more than $2^{20}$ words of physical memory, in which case the processor can address only part of the whole at any one time. There is a mechanism for mapping the $2^{20}$ contiguous nominal addresses into a larger physical memory. The mapping is specified in sections, called environment components; the collection of such components available to a process constitute its environment. The whole of the larger memory may be used by defining several different environments. Each environment can be identified by an environment number ranging from zero to some upper limit; the complete name of each program address is thus the couple

NOTE

The memory addressing "environment" and the "program address" couple just defined refer only to the memory addressing mechanism discussed in this section. These terms and concepts should not be confused with the "addressing environment" and "address-couple" defined in the previous section and used throughout the document.

The memory available to a given system may be thought of as being addressed by a single continuum of addresses ranging from zero to some upper limit. There is then some implementation defined mapping from this continuum of addresses to the physical addressing mechanism provided by a particular implementation. Note that the continuum may have no explicit representation in either hardware or software, but is used to separate the concerns of nominal (program) address space management from implementation-dependent physical addressing mechanisms. This architecture is concerned with the first
mapping, from nominal address to continuum; the further mapping to physical mechanisms is not specified. "Holes" (subranges of addresses not present or not available) in any of these three levels have no effect on the model.

An environment component is a contiguous subrange of the nominal address space that is mapped onto a contiguous subrange (of the same size) of the continuum. Thus, each program addressing environment is composed of one or more environment components, separated by "fences". Through the mapping, environment components from several different environments may be mapped onto the same subrange of the continuum, creating an "alias" situation where an element of the continuum is addressed by several "names" — (environment number, nominal address) couples.

In order to discuss restrictions on the generality of mapping structures, two models are used to illustrate the ways components from different environments may be identified in the mapping into the continuum. The first is a 2-dimensional diagram (figure 2-2), where the horizontal dimension represents the range of environment numbers present in a system at some time, and the vertical dimension represents the range of nominal addresses (0 to $2^{20} - 1$). The horizontal lines represent fences separating environment components within an environment, and the enclosed rectangles represent components that may be shared among different environments. An example diagram appears below.

![Figure 2-2. Memory Environment Mapping](image)

The second model is a graph, where the nodes represent components in the continuum, and the directed edges connect components to neighboring components at the next higher nominal-address subrange within the same environment. That is, for nodes A and B, the edge

$$A \rightarrow B$$

defines the relation that A and B are in the same environment, B has higher nominal address than A, and there is no other node (component) between A and B. These "adjacent" nodes need not contain the immediate succeeding address; that is, there may be holes in an environment. A path from a node representing the component containing nominal address zero to some terminal (no departing edges) node represents a complete environment.

(The two models are, of course, equivalent: the nodes of the graph correspond to the boxes in the diagram; the edges of the graph correspond to the fences separating the boxes.)
In terms of these models, the following axioms state the requirements of every implementation:

1. All boxes are rectangles.
2. The graph is a single-rooted tree.
3. The mapping preserves order and contiguity of addresses within each component. That is, if \( x, x+1 \), and \( y \) are all addresses within the same environment component, and \( m \) is the mapping from the environment into the continuum, then:
   
   \[
   \begin{align*}
   &i) \quad x < y \implies m(x) < m(y) \\
   &ii) \quad m(x) + 1 = m(x+1)
   \end{align*}
   \]

4. "Aliasing" of addresses is restricted so that a continuum location has the same nominal address in all environments that share it, and the same continuum address does not occur twice in the same environment: If \( e_1 \) and \( e_2 \) are environment numbers, \( a_1 \) and \( a_2 \) nominal addresses, and \( M \) the mapping into the continuum, then:
   
   \[
   \begin{align*}
   &iii) \quad M(e_1,a_1) = M(e_2,a_2) \text{ and } e_1 \cong e_2 \rightarrow a_1 = a_2 \\
   &iv) \quad a_1 \rightarrow a_2 = M(e_1,a_1) \rightarrow = M(e_1,a_2)
   \end{align*}
   \]

A valid implementation may reverse the order of the addresses; that is, reverse the meaning of the edges in the graph and reverse the labeling of the vertical dimension in the diagram.

A valid implementation may impose any combination of the following restrictions:

1. The common component (root of the tree) must be at the low order addresses.
2. Fences may occur only at particular nominal addresses. That is, the size of components may be quantized.
3. The number of fences is limited to some upper bound defined by the implementation. (This limit may be zero, so that the scheme effectively reduces to a traditional single-component memory, with zero the only valid environment number.)
4. Any or all fences may be forced to identical locations in all environments.
5. The fan-out (departing edge count) at each node must be identical to the fan-out for other nodes at the same level (depth) in the tree.
6. All environments must be complete; that is, all environments must be the full \( 2^{20} \) words long. This requirement does not mean that there can be no holes in the actual memory space; some addresses in some environments may be unusable.
7. The \( D[0] \) value must be in the common component.
8. The stack-vector must reside in the common component.
9. A data or code segment must be entirely contained within one component. The following restrictions are corollaries of this one, except that they also restrict operations by means of a descriptor that spans multiple segments (such as the "M" descriptor, with address 0 and length \( 2^{20}-1 \), which spans all but one word of an entire environment.)
10. All memory accesses made by a single invocation of a data array operator (via a single descriptor) must occur within the same component, except that the first access of LLLU may be in a different component from the second and subsequent accesses.
11. When a descriptor is both indexed and evaluated in the same operator (as in NXLV, NXVA, NXLN), the base address and the sum (base address + index) must be in the same component.
12. Both word of a double-precision item must be in the same component.

If an implementation selects any of restrictions, 7 through 12, and the restriction is violated, the results are undefined.
The association between an environment component and a component of the continuum is keyed from the Environment Number Register (ENR), which holds the environment number currently in use. The mapping is set up using implementation-defined operations; ENR is loaded by the move-stack (MVST) and set-processor-register (SPRR) operators.

Memory address mapping uses the following register:

ENR: The environment number of the current process

**EXPRESSION STACK**

Operator definition assumes the existence of an expression stack. Initial arguments are taken from it, and results are pushed onto it. The expression stack and current addressing environment concepts are merged by treating the topmost activation record as the expression stack.

Variables local to the activation record are initialized by execution of operators that push items onto the expression stack followed by a PUSH operator, which appends the expression stack onto the top of the topmost activation record. This “stack building code” is usually the first operator sequence executed following completion of entry into the activation record. Procedure parameters are treated similar to local variables. They are initialized by execution of operators (just prior to the ENTR operator) that push items onto the expression stack. The ENTR operator, among other functions, appends the expression stack onto the newly created topmost activation record. (See also the description of the PUSH operator in Miscellaneous Operators and the ENTR operator in Processor State Operators.)

The stack that contains the expression stack and topmost activation record is identified by an integer value called Stack Number. The base and limit of the stack are obtained from the stack descriptor (see also Stack Segments and Stack References). There may be activation records in the stack below the topmost one.

The term “expression stack” properly describes that portion of the stack from the top of the topmost activation record to the top of the stack. This architecture does not fully define the boundary between the activation record and the expression stack: a PUSH or ENTR is required to allow items from the expression stack to become addressable as part of the activation record, but items from the activation record as well as from the expression stack can be consumed as top-of-stack arguments.

Figure 2-3 shows a typical configuration of the topmost activation record after completion of stack building code and subsequent operator execution.
Processor management of the expression stack utilizes the following registers:

**SNR:** The stack number of the stack to which the processor is currently bound.

**S:** The nominal address corresponding to the top word in the expression stack.

The following optimization registers define the boundaries of the stack:

**BOSR:** The nominal base address of the stack containing the expression stack.

**LOSR:** The nominal limit address of the expression stack.

**Pragmatic Notes**

**Top-of-Stack Registers**

This architecture does not specify top-of-stack registers, but it does permit an implementation to use an arbitrary number of processor registers to optimize access to top-of-stack values. An implementation satisfies this architecture specification if the ENTR and PUSH operators cause the contents of any top-of-stack optimization registers to be written to memory. More elaborate optimization is possible, by treating the top-of-stack registers as holding cached values for the corresponding memory words. The S register defines the top-of-stack address as though all stack values were in memory.

**EXECUTABLE CODE STREAMS**

Variable length operator sequences are stored in arrays of program code words called code segments. Each program code-word contains six 8-bit containers called syllables. (The mapping of operators into syllables is specified in the Section 3 and Appendix B of this manual.)

Each code-segment is referenced indirectly by a descriptor, called a code-segment descriptor (see Code Segment Descriptor). Code-segment descriptors for a program are collected in an array called a Code Segment Dictionary.
The term "code-stream pointer" is used to describe a reference to the entry point of an operator sequence in a code-segment. A code-stream pointer consists of the following components:

An address-couple (SDLL, SDI) references the code-segment descriptor. SDLL is the Code Segment Dictionary lexical level (it is usually the case that a user program Code Segment Dictionary is the level 1 activation record in its addressing environment, and the operating system Code Segment Dictionary is at level 0). SDI is the Code Segment Dictionary index to the code-segment descriptor relative to the base of the specified Code Segment Dictionary. The entry point in the code-segment is indicated by PWI, the program word index relative to the base of the code-segment, and PSI, the program syllable index within that word.

The processor code-stream pointer consists of the following component registers:

- **SDLL:** The lexical level (0 or 1) at which the current Code Segment Dictionary is addressed.
- **SDI:** The index in the Code Segment Dictionary to the current code-segment descriptor.
- **PWI:** The index in the code-segment to the code-word containing the next operator.
- **PSI:** The index in the code-word to the next operator syllable.

Figure 2-4 illustrates the processor code-stream pointer.

![Figure 2-4. Processor Code Stream Pointer](image)

Processor state also includes a Boolean attribute of the executing code-stream:

- **CS:** If CS is set (control state), maskable external interrupts are disabled. If it is reset (normal state), they are enabled and may occur between operator executions.
GENERAL BOOLEAN ACCUMULATORS

Processor state includes several Boolean accumulators that are used by several operator groups. Their use and definition are discussed in section 3.

- **TFFF:** The true false flip-flop.
- **OFFF:** The overflow flip-flop.
- **EXTF:** The external sign flip-flop.
- **FLTF:** The float flip-flop.

MISCELLANEOUS PROCESSOR STATE

Processor state includes the following:

- **page_size:** Data segments may be subdivided into fixed-size pages. Page_size is the length in words of such pages; its value is a constant in a level of the architecture, for Level Alpha page_size = 256.
- **Halt:** If the Halt Boolean is true, processor execution will stop upon execution of a HALT (conditional processor halt). If it is false, a HALT is treated as a NOOP (no operation).
- **Interrupt_Count:** A counter incremented once at each interrupt attempt; the counter may be set to zero by the ZIC operator. If Interrupt_Count is incremented beyond 3, the processor superhalts.
- **TOD:** The time of day clock, with values in 2.4-microsecond units.
- **Running_Indicator:** The running indicator is a Boolean that is set true by the RUNI operator and set false automatically by the processor if an interval of four seconds elapses since RUNI invocation. If the indicator is reset, a Run Timeout (unmasked external) interrupt is generated.
- **Interval_Timer:** The Interval_Timer is armed and set by the SINT operator and decremented at intervals of 512 microseconds. If the timer counts to zero or is specifically set to zero, an Interval Timer (external) interrupt is generated. Any external interrupt causes the Interval_Timer to be disarmed.
- **proc:** The processor identification state, composed of:
  - **proc_id:** The processor identification number
  - **serial_number:** The system serial number
  - **factory_release_level:** The Engineering Release Lever(ERL)
  - **field_modification_level:** The field rework Level
  - **E-mode_level:** The architecture level:
    - 4 "01" Alpha
  - **E-mode_features:** (reserved)
machine_type: Machine series type id:
    4 "02" B5900
    4 "03" A9
    4 "05" B7900

page_size_indicator: page size = 256

microcode_version: microcode version indicator

Pragmatic Notes

Processor Identification State

All the processor identification state is constant: Proc_id uniquely identifies individual processors in
a multiprocessor system; it is typically established when the system is installed. Microcode_version is
a feature of processors implemented with loadable control stores; it is supplied by the microcode itself.
Unit_id may be used to provide such data as serial number and manufacturing or modification level.
The manufacturing organizations determine the structure and content of unit_id and the mechanism
by which it is supplied; these matters are not specified in this manual. E_mode_level, E_mode_features, page_size, and page_size_indicator can be provided either by hardware or microcode, depending upon the implementation.

PROCESSOR STATE COMPONENT SIZES

This subsection summarizes characteristics of processor state components and gives their "container
size". Processor state described here is also described elsewhere in this manual, where processor state
affects particular system functions. The initial values of processor state components, required to start
a system into operation, are given subsequently in the System Control subsection.

The "container size" for each component is the number of bits required to contain the maximum allowable value of the component (components containing a single Boolean value require one bit). A correct architecture implementation is required to use the full container sizes for all components except the environment number (ENR). For ENR, an implementation may use any container size from 0 to 12
bits. SPRR must invoke aiSX action if an attempt is made to store a value too large for the container.
MVST must generate an Invalid Argument Value interrupt if the ENR value in its argument is too
large, except that if the ENR width is zero, MVST may be defined as having a 12-bit integer argument
(stack number only) with aiSX action.

Addressing Environment State:

F (20 bits): The nominal address of the most recently created MSCW in the stack.
LL (4 bits): The lexical level of the topmost activation record in the current addressing environment – the level at which the processor is running.
D[LL] (20 bits): The nominal address of the MSCW at the base of the topmost activation record.
D[0] (20 bits): The nominal address of the MSCW at the base of the most global activation record.

Memory Addressing State:

ENR (0-12 bits): The environment number used to map nominal addresses into elements of the memory address continuum.
Expression Stack State:

- **SNR** (12 bits): The stack_number of the stack containing the expression stack.
- **S** (20 bits): The nominal address of the top word in the expression stack.
- **BOSR** (20 bits): The nominal base address of the stack containing the expression stack.
- **LOSР** (20 bits): The nominal limit address of the expression stack.

Code Stream Pointer:

- **SDLL** (1 bit): The lexical level at which the current Code-Segment Dictionary is addressed.
- **SDI** (13 bits): The index in the Code-Segment dictionary to the current code-segment descriptor.
- **PWI** (13 bits): The index in the code-segment to the code-word containing the next operator.
- **PSI** (3 bits): The index in the code-word to the next operator syllable.

Execution State Attributes:

- **CS** (Boolean): While CS is true (control state), maskable external interrupts are disabled. When it is false (normal state), they are enabled and may occur between operator executions.

General Boolean Accumulators:

- **TFFF** (Boolean): The true false flip-flop.
- **OFFF** (Boolean): The overflow flip-flop.
- **EXTF** (Boolean): The external sign flip-flop.
- **FLTF** (Boolean): The float flip-flop.

Miscellaneous State:

- **Halt** (Boolean): If Halt is true, processor execution will stop upon execution of a HALT (conditional processor halt). If it is false, a HALT is treated as a NOOP (no operation). The state of the Boolean is set by an agency external to the architecture processor (ultimately, by a human operator).
- **Interrupt_Count** (2 bits): Interrupt-entry counter.
- **TOD** (36 bits): The time-of-day clock, which is incremented once every 2.4 microseconds whenever the system is functional (even when the processor is halted.)
- **Running_Indicator** (Boolean): The running indicator. The effect on the running indicator of halting the processor is implementation-defined.
Interval_Timer (11 bits): The interval timer, with values in 512-microsecond units. The effect on the interval_timer of halting the processor is implementation-defined.

(Boolean):
"Interval_Timer is armed" state.

proc (95 bits):
The processor identification, composed of:

- proc_id (3 bits).
- unit_id (32 bits).
- E-mode_level (4 bits).
- E-mode_features (4 bits).
- machine_type (8 bits).
- page_size_indicator (4 bits).
- microcode_version (40 bits).

Processor identification state is presented here to standardize its data formats and naming-conventions. However, the uses of processor identification state, including the methods of acquiring, updating, and accessing its values, are implementation-defined. Any errors that may be caused by processor state data-handling operations are also implementation-defined. (See the descriptions of the RIPS, WIPS, REMC, and WEMC operators in section 3, especially the pragmatic note to the RIPS operator description.)

**SYSTEM CONTROL**

The following are system control state used by systems.

### HALT

A Halt may be initiated by the human operator by means of the Maintenance Subsystem interface, by the processor by means of the STOP or HALT operator or by an external interface signal. The processor will not initiate any more operators and will stop when the currently executing operator or operators are completed.

The MLIP is made aware that the processor is halted and responds by behaving as if the Suspend all Queues flag were true. The maintenance processor will enforce a minimum two 2. second delay after the Halt occurs before a Continue, a Clear, or a Start will be recognized. During this delay the MLIP may continue to run, allowing I/Os other than Test Waits to complete.

#### Pragmatic Notes

**Timer Functions in Halted Processors**

This architecture does not fully specify the behavior of the Running__Indicator and the Interval__Timer when a processor is halted and continued, because these matters do not concern normal operation. However, it should be noted that diagnostic use of the HALT and STOP operators is inconvenient if the processor immediately interrupts when continued; this is especially true for run__timeout, which software may treat as an error.
CONTINUE  After a Halt the processor may be restarted by a Continue. Execution will resume at the operator that would have been initiated had the system not been halted.

CLEAR The Clear function may be executed by the human operator by means of the Maintenance Subsystem or by an external interface signal. If the system is not halted, a Halt operation is first performed. The internal processor state is set so as to permit normal execution, including clearing the superhalt counter.

In response to a Clear, the MLIP will reset the Suspend all Queues flag, clear its reference to the Error IOCB, and broadcast a "master clear" on the MLI PORTS. It will not answer either processor or DLP requests until the master clear handshake is complete.

START The Start function initializes the processor state and begins processor execution. It may be initiated by the human operator by means of the Maintenance Subsystem or by an external interface. Start has effect only if the processor is in a halted state; it performs a Clear operation, except that a Halt is not first done. Start then initializes the following state:

```
F  0
LL 0
D[LL] 0 (or value of a parameter from external interface)
SNR 0
S 4"4000"
BOSR 0
LOSR 0
ENR 0
SDL 0
SDI 4
PWI 0
PSI 0
CS 0 (False)
```

After the state is initialized, control is transferred to code in memory by simulating an interrupt. (Current implementations use Invalid Address as the interrupt literal).

If start is initiated by an external interface, D[0] is set to the value specified by the external agency.

NOTE
The system maintenance processor provides a means to load a code file to memory address 0 prior to a manual Start operation.
PROGRAMMING RESTRICTIONS DUE TO HIDDEN STATE

In addition to explicit architecture state, which is accessible directly through various operators, a processor maintains other state to facilitate efficient execution. For the most part, this hidden state is not described in this document. However, some restrictions on software are necessary to ensure that hidden processor state is consistent with visible processor state (especially memory contents).

This architecture defines enter, exit, and branch operators as the only mechanisms to alter the sequential execution of the code-stream. The result is undefined if the program changes a code-segment descriptor or the contents of the code-segment while any processor is executing code from the referenced segment. (The processor is free to capture the code-segment base address and limit, one or more words of code, and so forth.) The result is also undefined of changing D[0] or ENR by means of the SPRR or MVST operator when the code-stream pointer would designate different code in the new and old addressing environments.

The effect of changing the stack descriptor for an active stack (a stack to which an active processor is bound) is undefined.

The effect of changing the stack-vector descriptor is undefined until D[0] is subsequently assigned a value by SPRR, ENTR, EXIT, RETN, or MVST (which can change the continuum element associated with the nominal address in D[0]). An implementation may so restrict the nominal address mapping and D[0] values that D[0] maps to the same continuum element in all environments, in which case the implementation may capture the stack-vector descriptor whenever D[0] is altered. An implementation may further restrict the nominal address mapping and stack-vector address so that the continuum elements in the stack-vector are the same in all environments, in which case the mapping of the stack-vector base address onto the continuum may be captured whenever D[0] is altered. If an implementation includes such restriction, and the value in D[0] or the address in the stack-vector descriptor violates the restriction, the result is undefined.

If a nonpresent copy descriptor is brought to the expression stack and then modified in the present, copy, or address field, the modified descriptor must be explicitly returned to memory prior to being used as the reference input to an operator. (The memory write can be effected by an overwrite operation, an explicit PUSH, or an implicit push via ENTR.) In other words, the result is undefined if a descriptor is brought to the expression stack with copy = 1 and present = 0, the present or copy or address field is modified, and then the descriptor is consumed as a reference.

The effect is undefined of changing the lexical linkage for any activation record currently in the addressing environment of a processor.

The result is undefined of any fetch or store operation in the current stack (whether by means of an address-couple, SIRW, DD, or absolute-address) above the current upper-bound for stack addressing. That bound is moved upward to the S setting by an explicit PUSH, the implicit push of an enter operator, or a move-stack operator. It is moved downward by an EXIT operator, or by a DLET operator that moves S below the most recent PUSH setting.
SECTION 3
OPERATOR SET AND COMMON ACTIONS

GENERAL INFORMATION

This section defines the architecture operator set and common actions. Operators and common actions are presented in functional category order. General information about each functional category is given before the specific functions within the category are described.

Operators usually execute upon operands present in the stack structure described in section 2 of this manual. When the result of an operator is data, that data is the most recent entity in the expression stack, at the top of the activation record. Changes to the expression stack that result from the normal conclusion of an operator sequence are given as part of the operator description. Changes to the expression stack that result from abnormal conclusion of an operator sequence are described in section 4 of this manual, along with other system interrupts.

Operators and Code Streams

An operator is composed of an opcode and up to four parameters. Opcodes are typically one syllable, and parameters, if any, are in the syllables following the opcode. Opcode and parameter mapping into syllables varies; operator formats are explicitly specified in this section and in Appendix C. (The term parameter is used in operator descriptions to describe items from the code-stream; the term argument is used for items from the stack.)

A code-stream is considered to be a sequence of syllables fetched without regard to word boundaries. The two cases where word boundaries are relevant are discussed separately with the operators LT48 (insert 48-bit literal) and MPCW (make PCW).

In diagrams specifying opcode and parameter interpretation, the operator name is used to represent its opcode value. (Opcode values are specified in the Operator Encoding and Operator Reference Information appendices). Vertical bars (|) denote syllable boundaries, and dotted vertical lines (:) denote parameter boundaries not corresponding to syllable boundaries. Where relevant, a word boundary is denoted by a double vertical bar (||).

The following example diagram shows a 3-syllable operator, including two single-syllable parameters.

```
| op  | name | P1 | P2 |
```

The next diagram shows a 3-syllable operator, two syllables of which are a single parameter.

```
| op  | name | P1 |
```
The final diagram shows a 3-syllable operator including two parameters that are mapped into two syllables. P1 is 3 bits and P2 is 13 bits.

<table>
<thead>
<tr>
<th>op name</th>
<th>P1:</th>
<th>P2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>3:</td>
<td>13</td>
</tr>
</tbody>
</table>

Primary, Variant and Edit Operators

There may be several interpretations of an opcode syllable, depending upon context.

Primary opcodes are represented in a single syllable.

Variant opcodes are represented by two syllables, of which the first is the primary operator VARI.

Edit opcodes are found in special tables (specified as an argument to an Enter Table Edit operator, TEED or TEEU) or in the code-stream immediately following an Enter Single Edit operator (EXSD, EXSU, or EXPU).

Common Actions: common action

The concept of a "common action" is used in this document for a function that is common to several operators. Common actions are defined to effect economy (by reducing repetition), to improve rigor, and to provide a convenient reference for citation. Common actions are given three-and four-letter names like operators, but with a prefix of "a", as in "aPRCW". It should be emphasized that a common action specification is a rhetorical device used to specify operators; it is not a constituent of the system architecture.

Initial and Restart State

Some Primary and Variant operators can be entered in either of two states, initial or restart. By default, all operators begin in initial state. In some cases, when the execution of an operator must be interrupted, it may be necessary to resume in some other way, for example, with a different stack configuration or different assumptions about some system state. For these operators, a restart state is defined.

If an operator invokes interrupt entry (aINTE) or accidental entry (aACCE), it may cause RCW.rs to be set to 1, so that the operator will be resumed in restart state following the interruption. When EXIT or RETN finds RCW.rs = 1, the next operator executed is begun in restart state.

Those cases that require the use of the restart mechanism are specified; other cases may use restart as an implementation option (see, for example, the pragmatic note under NXLV). A given operator may have at most one restart state different from its normal initial state. The semantics of restart state are defined for each specified instance of its use.

In general, the information implied by the use of restart state must be preserved until the operator is completed: once an operator has been resumed in restart state, any subsequent interruption and resumption of the same operation must use restart state.
Checks and Interrupts

Throughout this section, checks are defined to verify argument types, consistency of data, bounds on indexes, integrity of structures, and other related topics. The checks are generally stated in the form "if (some condition) then (some interrupt) is generated." Interrupts are defined generally and specifically in section 4; it may suffice for now to say that interrupt generation causes the current operator (usually) to abort its current function, and to cause a designated operating-system procedure to be invoked. Not all the checks specified here are required of every implementation; some are defined as "optional" in Appendix C. Not all the checks applicable to the operator are mentioned in every operator description; many are described generally for a class of operators. All the interrupts applicable to each operator are specified in Appendix C.

Expression Stack Control

Most operators require items from the top of the expression stack, and leave their result(s) on top of the stack. Stack items required by operators are called arguments. They are normally consumed; that is, they are used and deleted from the stack. To avoid excessive repetition, deletion of arguments is assumed for all operators, unless explicitly noted.

Top-of-Stack Push Operations

Operators that produce top-of-stack results must "push" them, in order, onto the expression stack. If the item being pushed is a double-precision operand, the first word is pushed below the second, both with tag = 2.

The top of the expression stack has a nominal address defined to be $S$; the proper values for $S$ are in the range $(D[LL]+2)$-to-$(LOSR-1)$, where $LOSR$ is maintained equal to $DD.address + DD.length$ for the stack descriptor. Whenever a word is pushed onto the expression stack, $S$ is incremented by one and that address is assigned to the pushed word. If, as a result of the push, $S = LOSR$, a formal Stack-Overflow condition exists.

A Stack-Overflow interrupt is required only when data are written to the expression stack in memory; an implementation is free to keep some of the top-of-stack words in local processor state (registers). It must be noted that $S$ is defined in the architecture as the address corresponding to the top word in the expression stack; if, at a given moment, a processor has captured $k$ top-of-stack words in local state, the address of the top word actually in memory is then $Sm = S - k$. Although $Sm$ is not defined as architecture state, it may be substituted for $S$ in the definition of stack overflow: an implementation may define the Stack-Overflow condition to be $Sm = LOSR$.

Note that Stack-Overflow is detected only when a push completes with the top-of-stack address exactly equal to LOSR. If a Stack-Overflow condition occurs on pushing the first word of a double-precision item, the second word is pushed before the interrupt is generated.

If a Stack-Overflow is detected while $Interrupt_Count > 0$, the interrupt generation is deferred until $Interrupt_Count$ is set to zero (by the ZIC operator).
The memory used by a stack is not strictly limited to the actual segment defined by the stack DD. If Stack-Overflow is detected, the stack segment will be overrun for the following reasons:

1. The word whose push is detected as an overflow is stored as the first word past the end of the defined actual segment.
2. The operator that detects the stack overflow may complete, pushing one or more additional words onto the stack.
3. The Stack-Overflow interrupt generation pushes 4 words onto the stack.
4. Any top-of-stack words held in optimization registers can be pushed into memory.
5. Software can push some additional words onto the stack in the process of handling the interrupt.

The total number of words pushed into memory for the first four reasons cannot exceed 50 in the worst case.

**Pragmatic Notes**

Stack overflow will overrun the declared stack

For Stack-Overflow interrupt generation and handling to complete without overwriting a critical value in memory, the memory allocation for the stack must be larger than the value in the length field of the stack descriptor.

**Top-of-Stack Pop Operations**

Any operator that requires a stack argument must "pop" it from the expression stack. If the word at the top-of-stack has tag = 2, the word below is also popped; if this word does not have tag = 2, the result is undefined. The top and next words are taken as the second and first words of a double-precision operand. (Note that because argument items may be either single or double words, multiple arguments must be accessed by popping them in order, from the topmost down.)

The expression stack utilizes the set of locations whose nominal addresses are above D[LL]+2. Note that the topmost activation record stack linkage words at D[LL] and D[LL]+1 are excluded. If $S < D[LL]+2$ and an operator attempts to use an expression stack argument, a Stack-Underflow interrupt is generated; this checking is required for all operators that utilize stack arguments.

**Descriptor Interpretation**

Most of the data and all the code in a system architecture reside in memory segments accessed by means of data and code-segment descriptors. The address of a particular memory word is computed by adding an index to the base address of an actual segment. For data, the index and the reference to the base of the actual segment are combined into a single item, an IndexedDD; for code, the segment base reference is in the CSD and the index is derived from the code-stream-pointer component PWI.

The word referenced by an IndexedDD is located as follows: the nominal address of the word is calculated by adding the index value from the descriptor to the base address of the segment. If the descriptor is marked present, its address field contains the base address; otherwise that field contains the nominal address of the original DD, whose address field contains the base address if the segment is present. If the IndexedDD and the referenced original DD are both marked absent, a Presence Bit interrupt is generated. If the referent of the absent copy DD is not an original DD, an Invalid Object interrupt is generated.
Code addressing is similar to data addressing, except that the CSD provides only the segment-base reference; the index is in PWI. (Note that when edit-mode code is executed as a result of an enter-table-edit operator, the code is referenced by an IndexedDD.) Code is never referenced through a copy CSD, so the indirection described for data reference through an absent IndexedDD does not apply; an absent CSD causes a Presence Bit interrupt to be generated.

**COMPUTATIONAL OPERATORS**

Operators in this group are loosely termed computational operators because they take arguments directly from the stack and leave some form of result on top of the stack.

Computational operators do not evaluate references; their arguments must be items on the stack initially. Required parametric values may be static code parameters or dynamic stack arguments.

**Numeric Operand Interpretation**

Computational operators act on single-or double-precision operands interpreted as integers or floating-point numbers. Binary computational operators require two operands to be present on the stack and unary computational operators require one. Single-precision and double-precision operands are defined in section 1 of this manual.

In the following discussions, the symbols +, −, *, and / are used to denote respectively the add, subtract, multiply, and divide arithmetic functions, and the ** symbol denotes the exponentiation function. Other symbols and combinations of symbols represent implied arithmetic functions, as follow:

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>a = b</td>
<td>a Equal To b</td>
</tr>
<tr>
<td>a &lt; b</td>
<td>a Less Than b</td>
</tr>
<tr>
<td>a &gt; b</td>
<td>a Greater Than b</td>
</tr>
<tr>
<td>a ≤ b</td>
<td>a Less Than Equal to b</td>
</tr>
<tr>
<td>a ≥ b</td>
<td>a Greater Than Equal to b</td>
</tr>
<tr>
<td>a → b</td>
<td>a Not Equal to b</td>
</tr>
<tr>
<td>{a,b,c}</td>
<td>Set a through c, including b</td>
</tr>
<tr>
<td></td>
<td>a Mapped Into Set b</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Representable Operand Formats

Operand formats depend upon context and purpose. Generally, operands are of type INTEGER or type REAL. An INTEGER is a value which does not require an exponent part. A REAL is any value that requires an exponent part or contains a decimal-point (octal-point).

INTEGER values are usually expressed as single-precision operands. However, INTEGER values are also expressed as double-precision operands because of arithmetic function logic. This logic requires that whenever an input parameter to an arithmetic function is a double-precision operand the result of the function must also be expressed as a double-precision operand.

REAL values are expressed as either single-precision or double-precision operands. These values are floating-point expressions which require an exponent part or a value containing a component less than unity (a fractional-value).

Single-Precision Operand Values

Single-precision operands can contain any value in the range: $-549,755,813,887$ with an exponent of $-64$ (decimal), through $+549,755,813,887$ with an exponent of $+64$ (decimal).

Double-Precision Operand Values

Double-precision operands contain values in the range: $1.55083668571006866684511$ with an exponent of $-29580$ decimal through $1.94882838205028079124466$ with an exponent value of $+29580$ decimal.

Automatic Arithmetic Functions

Certain arithmetic functions are automatically performed by the system. These are rounding, truncation, integerization, normalization, and the conversion of operands to single- or double-precision. Some of these functions are also implemented as unique operator codes, and thus may be executed as part of user-program options.

Particular arithmetic operators predefine the formats of resultant operands. The architecture computes an arithmetic function resultant value and then adjusts the value to conform to the predefined result operand format. This methodology requires that rounding and truncation be used to fit resultant values into the fixed operand formats. Errors while an arithmetic operator is in process may be due to a wrong value result or to a Loss-Of-Precision that occurred from forcing a resultant to fit into a predefined operand format.

The architecture must be able to determine the nature of computational operation errors and to categorize errors by defining whether an error is a Loss-Of-Precision, Integer-Overflow, Exponent-Overflow, or an Exponent-Underflow error. Interrupts are described in section 4 of this manual.

Normalization is a computational function that removes leading-zeroes from an operand by adjusting the value of its exponent. Normalization is used by the architecture to facilitate arithmetic logic circuitry. The alignment of mantissa values, through normalization, enhances the efficiency of arithmetic operations. If the requirement to normalize an operand cannot be performed due to the limited size of the exponent field, a Loss-Of-Precision error is detected.

Integerization is a computational process that adjusts the mantissa of an operand until it is in integer format. Integer format was described previously in this section. If an operand cannot be adjusted so that it is in integer format (because of the size of its exponent field) an Integer-Overflow error is detected.
Numeric-Interpretation Operators

The operators in the following groups interpret operands numerically as a primary part of their function; numeric interpretation also occurs as some part of the function of operators in other groups.

**Arithmetic Operators**

Arithmetic operators require either one or two operands on top of the stack. If the items are not operands, an Invalid Stack Argument interrupt is generated.

Binary operators will generate a single-precision result if both operands are single-precision and a double-precision result if either or both operands are double-precision. Where required, single-precision is extended to double-precision prior to the operation by appending a second word of all zeros. Note that the numeric value of the operand is not changed.

For example, in the architecture,

1. \(1 \times 8^{(-63)}\) \text{MULT} 2 \rightarrow 2 \times 8^{(-63)}
2. \(1 \times 8^{(-63)}\) \text{DIVD} (1/2) \rightarrow 2 \times 8^{(-63)}
3. \(1 \times 8^{(-63)}\) \text{MULT} 2.5 \rightarrow 3 \times 8^{(-63)} \text{with precision loss}
4. \(1 \times 8^{(-63)}\) \text{DIVD} 4 \rightarrow 0 \text{with precision loss}

These examples illustrate another difference: this architecture produces the proper result (0 for Exponent Underflow; unnormalized small number for precision loss); where predecessor systems depend upon software to replace the stack result with a zero of the appropriate type.

**ADD (add)**

ADD requires two operands on top of the stack. The numeric values of the two operands are algebraically added and rounded, and the result is left on top of the stack.

Exponent-Underflow or Overflow is never generated by ADD. If both \(x\) and \(y\) are single\_integers and the absolute value of the sum is less than \(2^{39}\), then the result is a single\_integer.

**SUBT (subtract)**

SUBT requires two operands on top of the stack. The numeric value of the top item is algebraically subtracted from the numeric value of the second item and rounded, and the result is left on top of the stack.

Exponent-Underflow is never generated by SUBT. If both \(x\) and \(y\) are single\_integers and the absolute value of the difference is less than \(2^{39}\), then the result is a single\_integer.

**MULT (multiply)**

MULT requires two operands on top of the stack. The numeric values of the two operands are algebraically multiplied and rounded, and the result is left on top of the stack.

If both \(x\) and \(y\) are single\_integers and the absolute value of the product is less than \(2^{39}\), then the result is a single\_integer.

If the result of the rounding function causes the exponent value to be too large to fit in the operand format exponent field, an Exponent-Overflow interrupt is detected. If rounding causes the exponent value to be too small to fit in the operand format exponent field, an Exponent-Underflow interrupt is detected.
MULX (extended multiply)

MULX requires two operands on top of the stack. Any single-precision operand is extended to double-precision before the numeric values are algebraically multiplied and rounded. The double-precision result is left on top of the stack.

DIVD (divide)

DIVD requires two operands on top of the stack. The numeric value of the second item is algebraically divided by the numeric value of the top item and rounded, and the result is left on top of the stack. If the divisor (top-of-stack operand) equals zero, a Divide by Zero interrupt is generated.

If the result of the rounding function causes the exponent value to be too large to fit in the operand format exponent field, an Exponent-Overflow interrupt is detected. If rounding causes the exponent value to be too small to fit in the operand format exponent field, an Exponent-Underflow interrupt is detected.

IDIV (integer divide)

IDIV requires two operands on top of the stack. The numeric value of the second item is algebraically divided by the numeric value of the top item. The fractional part of the floating point quotient is discarded, and the integer part is left on top of the stack in canonical integer representation.

If the divisor (top-of-stack operand) equals zero, a Divide by Zero interrupt is generated. If the truncation function results in an exponent value too large to fit in the operand format exponent field space, an Integer-Overflow interrupt is generated.

RDIV (remainder divide)

RDIV requires two operands on top of the stack. The numeric value of the second item is divided by the numeric value of the top item. The integer quotient with remainder is generated but only the remainder is left on top of the stack. The sign of the result is the same as the sign of the second item (the dividend).

If the divisor (top-of-stack operand) equals zero, a Divide by Zero interrupt is generated. Neither Exponent-Overflow nor Exponent-Underflow can be generated by RDIV. However, Integer-Overflow is generated whenever IDIV would generate Integer-Overflow for the same arguments.

NORM (normalize)

NORM requires an operand on the top-of-stack; otherwise an Invalid Stack Argument interrupt is generated. If the operand is single-precision, it is converted to normalized single-precision representation. If the operand is double-precision, it is converted to normalized double-precision representation.

If the result of the rounding function causes the exponent value to be too large to fit in the operand format exponent field, an Exponent-Overflow interrupt is detected. If rounding causes the exponent value to be too small to fit in the operand format exponent field, an Exponent-Underflow interrupt is detected.
AMIN and AMAX (arithmetic minimum and maximum)

AMIN (and AMAX) require two operands on top of the stack. The numeric values of the two operands are compared and the arithmetically lesser (or greater) of the two operand values is left as the result on top of the stack. If one of the input operands is single-precision and the other input operand is double-precision, the single-precision operand is extended before the comparison, and a double-precision result is generated. If both of the inputs are single_integers, then so is the result.

Relational Operators

The relational operators all require two operands on top of the stack; otherwise an Invalid Stack Argument interrupt is generated. The numeric value of the second item is algebraically compared to the numeric value of the top item, and a Boolean result is left on top of the stack. The form of the Boolean results True and False is defined in Boolean Operands.

LESS (less than)

LESS leaves a True result if the second from top-of-stack operand is arithmetically less than the top operand and a False result otherwise.

LSEQ (less than or equal to)

LSEQ leaves a True result if the second from top-of-stack operand is arithmetically less than or equal to the top operand and a False result otherwise.

EQUL (equal to)

EQUL leaves a True result if the second from top-of-stack operand is arithmetically equal to the top operand and a False result otherwise.

NEQL (not equal to)

NEQL leaves a True result if the second from top-of-stack operand is arithmetically not equal to the top operand and a False result otherwise.

GREQ (greater than or equal to)

GREQ leaves a True result if the second from top-of-stack operand is arithmetically greater than or equal to the top operand and a False result otherwise.

GRTR (greater than)

GRTR leaves a True result if the second from top-of-stack operand is arithmetically greater than the top operand and a False result otherwise.

Range Test Operators

The range test operators compute the result of a double arithmetic inequality, \( L \leq X \leq H \). The value of \( X \) is a stack argument and is left on the stack along with the Boolean result.
RNGT (range test)

The RNGT operator includes the values of L and H as two eight-bit parameters.

```
RNGT   L   H
```

RNGT requires one operand on top of the stack (X); otherwise an Invalid Stack Argument interrupt is generated.

Two operands are produced as a result of RNGT. The topmost result is the Boolean result of the arithmetic inequality (that is, the result is True if the inequality is True, and it is False if the inequality is False).

The other (bottom-most) result is an identical copy of the input, X.

DRNT (dynamic range test)

The DRNT operator is identical to the RNGT operator except that the values of L and H are stack arguments instead of code parameters.

```
    H
   --
  L   X
```

DRNT requires three operands on top of the stack; otherwise an Invalid Stack Argument interrupt is generated. As in RNGT, two operands are produced.

**Numeric Type-Transfer Operators**

The following type transformations may be invoked on the top-of-stack item by operators defined in this group.

- NTIA, NTGR: Convert operand numeric value to single__integer.
- NTGD, NTTD: Convert operand numeric value to double__integer.
- SNGT, SNGL: Convert operand numeric value to single-precision.
- SNGT: Convert WordDD to SingleDD.

The following type transformations, among others, may be invoked on the top-of-stack item by operators defined in Bit-Vector Type-Transfer Operators.

- XTND: Convert single-precision operand to double-precision, or convert WordDD to DoubleDD.

For the following type transfer operators, the top-of-stack operand is denoted x.
NTIA (integerize truncated)

NTIA requires an operand on top of the stack; otherwise an Invalid Stack Argument interrupt is generated. The operand is converted to single_integer representation by truncation and the result is left on top of the stack. If the truncation function results in a value too large to fit in a single_integer word format an Integer-Overflow interrupt is generated.

NTGR (integerize rounded)

NTGR requires an operand on top of the stack; otherwise an Invalid Stack Argument interrupt is generated. The operand is converted to single_integer representation by rounding and the result is left on top of the stack. If the rounding function results in a value too large to fit in a single_integer word format an Integer-Overflow interrupt is generated.

SNGL (set to single-precision rounded)

SNGL requires an operand on top of the stack; otherwise an Invalid Stack Argument interrupt is generated. The operand is converted to normalized single-precision representation and is left on top of the stack.

If the rounding function results in an exponent value too large to fit in a single_integer operand format, an Exponent-Overflow interrupt is detected. If the result of the normalization function or the rounding function results in an exponent value too small to fit in a single_integer operand format, an Exponent-Underflow interrupt is detected.

SNGT (set to single-precision truncated)

SNGT requires an operand or WordDD on top of the stack; otherwise an Invalid Stack Argument interrupt is generated.

If the argument is an operand, it is converted to normalized single-precision representation and left on top of the stack.

If the truncation function results in an exponent value too large to fit in a single_integer operand format, an Exponent-Overflow interrupt is detected. If the result of the normalization function or the truncation function results in an exponent value too small to fit in a single_integer operand format, an Exponent-Underflow interrupt is detected.

If the argument is a SingleDD, it is left on the stack unchanged. If the argument is an unindexed DoubleDD with length \( \geq 2^{19} \), an Invalid Argument Value interrupt is generated. Otherwise, if the argument is a DoubleDD, it is left on the stack as a SingleDD: the element_size is set to single-precision, and if the DoubleDD is unindexed, its length field is multiplied by 2.

NTTD (integerize double-precision truncated)

NTTD requires an operand on top of the stack; otherwise an Invalid Stack Argument interrupt is generated. The operand is converted with truncation to double_integer representation, and the result is left on top of the stack.

If the truncation function results in an exponent value too large to fit in a double_integer operand format, an Exponent-Overflow interrupt is detected. If the result of the normalization function or the truncation function results in an exponent value too small to fit in a double_integer operand format, an Exponent-Underflow interrupt is detected.
NTGD (integerize double-precision rounded)

NTGD requires an operand on top of the stack; otherwise an Invalid Stack Argument interrupt is generated. The operand is converted with rounding to double_integer representation and the result is left on top of the stack.

If the rounding function results in an exponent value too large to fit in a double_integer operand format, an Exponent-Overflow interrupt is detected.

aISX (integer subset exception action)

aISX is a common action invoked by operators that require an argument to be within an integer subset, if the argument is not a k-bit integer (where k is determined by the invoking operator).

If the argument is not an operand, an Invalid Stack Argument interrupt is generated.

If the argument is an operand but not a single_integer, the implementation may be defined to integerize the operand (as in NTGR); if the operand cannot be integerized, an Integer-Overflow interrupt is generated. If the integerized operand is a k-bit integer, the invoking operator proceeds to use the integerized value in place of the original argument. If the integerized argument is not a k-bit integer, or the implementation does not perform integerization, the action in the next paragraph is performed.

If the argument is an operand but not a k-bit integer, either an Invalid Argument Value or an Invalid Stack Argument interrupt is generated, as implementation-defined.

The implementation options may be defined separately for each invocation of aISX.

Pragmatic Notes

Minimal Specification Constraint for Low-Level Operators

The aISX action is defined to avoid over-specifying the error action to be taken in the implementation of certain operators that are "low-level". This means that their use is normally restricted to operating-system software.

The preferred implementation of aISX is to generate an interrupt for any argument that is not a k-bit integer, rather than to integerize; this mechanism will catch the most software errors. The flexibility is available so an implementation can "borrow logic" from other operators if some economy is thereby effected.

Scale Left

Scale left operators perform multiplication of an operand on top of the stack by 10 raised to a power specified by a scale factor. The scale factor may be a dynamic argument or a static parameter.

The item to be scaled must be an operand; otherwise an Invalid Stack Argument interrupt is generated. If the operand is not an integer, it is integerized with the RID function; if it cannot be integerized, an Integer-Overflow interrupt is generated.

If the scale factor is a dynamic argument, it must be an operand; otherwise an Invalid Stack Argument interrupt is generated. It is integerized with rounding if required, and if it cannot be integerized, an Integer-Overflow interrupt is generated, and if the result is a valid integer but not in the range 0-to-12, an Invalid Argument Value interrupt is generated.
If the scale factor is a parameter, and it is not in the range 0-to-12, and Invalid Code Parameter interrupt is generated.

The result of the multiplication is left on top of the stack, represented as a single_integer or double_integer, depending on its magnitude. The result is single-precision for the range 0 to \((2^{39} - 1)\) and double-precision for \((2^{39})\) to \((2^{78} - 1)\). If it is greater than or equal to \(2^{78}\), an indeterminate double-precision integer is left on top of the stack, and OFFFF (overflow flip-flop) is set to 1.

SCLF (scale left)

The top-of-stack operand is multiplied by ten raised to the power specified by the scale factor. The resultant single_integer or double_integer is left on top of the stack. The scale factor is a parameter:

<table>
<thead>
<tr>
<th>SCLF</th>
<th>Scale Factor</th>
</tr>
</thead>
</table>

DSLF (dynamic scale left)

The operand to be scaled is multiplied by 10 raised to the power specified by the scale factor. The resultant single_integer or double_integer is left on top of the stack. Both arguments are required on top of the stack:

<table>
<thead>
<tr>
<th>scale factor</th>
</tr>
</thead>
<tbody>
<tr>
<td>operand to be scaled</td>
</tr>
</tbody>
</table>

Scale Right

Scale right operators perform division of an operand on top of the stack by 10 raised to a power specified by a scale factor. The scale factor may be a dynamic argument or a static parameter. The results of the division are the quotient represented as a binary integer, or the remainder represented as a decimal (hex character) sequence, or both.

The item to be scaled must be an operand; otherwise an Invalid Stack Argument interrupt is generated. If the operand is not an integer, it is integerized with the RI or TI function, depending upon the operator; if the operand cannot be be integerized, an Integer-Overflow interrupt is generated.

If the scale factor is a dynamic argument, it must be an operand; otherwise an Invalid Stack Argument interrupt is generated. It is integerized (RI function) if required. If it cannot be integerized, an Integer-Overflow interrupt is generated, and if the result is a valid integer but not in the range 0-to-12, an Invalid Argument Value interrupt is generated.

If the scale factor is a parameter, and it is not in the range 0 to 12, an Invalid Code Parameter interrupt is generated.

Scale right operators leave on top of the stack either the quotient of the division, the remainder, or both the quotient and remainder. The quotient is represented as a single_integer if its magnitude is in the range 0 to \((2^{39} - 1)\) and as a double_integer for the range \((2^{39})\) to \((2^{78} - 1)\) (note that the magnitude of the quotient cannot exceed \(2^{78} - 1\)). The value of bit 47 is undefined.
The remainder is a single-precision operand interpreted as a left-justified decimal (hex) sequence. The number of decimal digits in the remainder is equal to the scale factor, and each digit is in the range hex "0" to hex "9". The values of the rightmost 12-<scale factor> digits are undefined. The remainder is the unsigned result of dividing the absolute value of the integerized argument by a power of ten.

**SCRS (scale right save)**

The argument to be scaled is integerized using the RId function. SCRS leaves the quotient on top of the stack and the remainder second from top of the stack. The correct sign of the entire result is left in the sign bit of the quotient, even if the quotient itself is zero. The operand to be scaled is required on top of the stack, and the scale factor is a parameter:

```
| SCRS | Scale Factor |
```

**DSRS (dynamic scale right save)**

The operation is the same as SCRS, but the scale factor is required on top of the stack above the operand to be scaled: only the quotient is left on top of the stack.

```
| scale factor |
```

**SCRT (scale right truncate)**

The argument to be scaled is integerized using the TId function. Only the quotient is left on top of the stack. (The operation effectively applies the Ti function to the quotient x/10**n.)

The operand to be scaled is required on the stack, and the scale factor is a parameter:

```
| SCRT | Scale Factor |
```

**DSRT (dynamic scale right truncate)**

The operation is the same as SCRT, but the scale factor is required on top of the stack above the operand to be scaled:

```
| scale factor |
```

3-14
SCRR (scale right rounded)

The argument to be scaled is integerized, using the RI0d function if the scale factor is zero and the TI0d function otherwise. Only the quotient is left on top of the stack. If the most significant digit of the remainder is greater than or equal to five, the magnitude of the quotient is increased by one. (The operation effectively applies the generic Ri function to the quotient x/10**n.)

The operand to be scaled is required on top of the stack, and the scale factor is a parameter:

```
| SCRR | Scale Factor |
```

DSRR (dynamic scale right rounded)

The operation is the same as SCRR, but the scale factor is required on top of the stack above the operand to be scaled:

```
| scale factor |
| operand to be scaled |
```

SCRF (scale right final)

The argument to be scaled is integerized using the RI0d function. Only the remainder is left on top of the stack. EXTF (external sign flip-flop) is set to 1 if the mant_sign of the operand to be scaled is minus and to 0 otherwise. OFFF (overflow flip-flop) is set to 1 if the quotient is any non-zero value; OFFF remains unchanged if the quotient is zero.

The operand to be scaled is required on top of the stack, and the scale factor is a parameter:

```
| SCRF | Scale Factor |
```

DSRF (dynamic scale right final)

The operation is the same as SCRF, but the scale factor is required on top of the stack above the operand to be scaled:

```
| scale factor |
| operand to be scaled |
```
Binary to Decimal Conversion

The binary-to-decimal conversion operators are variations of the scale-right-final operators, in that the result is a decimal digit sequence representing the remainder of division by a power of ten. There are two operators, a static form (BCD) with the number of digits specified as a code parameter, and a dynamic form (DBCD) with the number of digits supplied as a stack argument.

The number to be converted is a stack argument that must be an operand; otherwise an Invalid Stack Argument interrupt is generated. If necessary, that argument is integerized with rounding (using the RId function); if the operand cannot be integerized, an Integer-Overflow interrupt is generated. This integerized argument is referred to below as B (the binary integer).

\(|B| \mod 10^{**N}\) is converted to a sequence of \(N\) decimal digits, where \(N\) is provided as a code parameter or a stack argument. The result is left justified in an operand, which is single-precision if \(N\) is 12 or less and double-precision if \(N\) is in the range 13 to 24. The contents of the operand beyond the \(N\)-digit sequence are undefined.

\[
\begin{align*}
\text{EXTF is set to:} & \quad \text{false (positive)} & \text{if } B \geq 0, \\
& \quad \text{true (negative)} & \text{if } B < 0 \text{ and } |B| \mod 10^{**N} > 0, \\
& \quad \text{undefined state} & \text{if } B < 0 \text{ and } |B| \mod 10^{**N} = 0.
\end{align*}
\]

\[
\begin{align*}
\text{OFFF is set to:} & \quad \text{true (overflow)} & \text{if } |B| \geq 10^{**N}, \\
& \quad \text{unchanged} & \text{if } |B| < 10^{**N}.
\end{align*}
\]

Pragmatic Notes

Binary-to-decimal operators relate to scale-right operators

The binary-to-decimal operators differ from the scale-right operators in two ways:

- The binary-to-decimal operators do not set EXTF true if the binary argument is \(-0\).
- The binary-to-decimal operators accept \(N > 12\). For \(12 < n \leq 24\), the following code sequences produce the same result operand:

<table>
<thead>
<tr>
<th>Static (n)</th>
<th>Dynamic (n)</th>
</tr>
</thead>
<tbody>
<tr>
<td>BCD (n)</td>
<td>SCRS (n-12)</td>
</tr>
<tr>
<td></td>
<td>SCRF 12</td>
</tr>
<tr>
<td></td>
<td>EXCH</td>
</tr>
<tr>
<td></td>
<td>JOIN</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

BCD (binary convert to decimal)

The B operand is the only stack argument; \(N\) is a code parameter:
If $N > 24$, an Invalid Code Parameter interrupt is generated.

DBCD (dynamic binary convert to decimal)

Two stack arguments are required; if either is not an operand, an Invalid Stack Argument interrupt is generated.

<table>
<thead>
<tr>
<th>N operand</th>
<th>B operand</th>
</tr>
</thead>
</table>

The topmost argument is integerized with rounding (RaI function), if necessary, to produce $N$; if the argument cannot be integerized, an Integer-Overflow interrupt is generated. If $N$ is not in the range 0-to-24, an Invalid Argument Value interrupt is generated. The second argument provides $B$.

**Bit Vector Interpretation**

This group of operators provides various functions. Those operators that act on stack items either interpret the items as bit vectors or deal with the word as a whole. In general, there are few restrictions on the type of stack items that will be acted upon.

**Logical Operators**

Logical operators require one or two top-of-stack items; they may be of any type. The items are interpreted as 48-bit vectors, unless one or both are double-precision items. In that case they are interpreted as 96-bit vectors, and if only one of the two items is double precision, the other is extended with 48 zero bits (whether the item is an operand or not).

The logical operation is applied in parallel to each bit of the vectors, and the result is left on top of the stack. For the unary LNOT operator, the tag of the result is the same as the tag of the top of stack item. For the binary logical operators the result is double-precision if either argument is double-precision; otherwise the tag of the result is the tag of the second from top item.

The four logical operations are illustrated here in binary notation:

- NOT: $01 = 10$
- AND: $0011 \text{ AND } 0101 = 0001$
- OR: $0011 \text{ OR } 0101 = 0111$
- EQV: $0011 \text{ EQV } 0101 = 1001$

LNOT (logical not)

LNOT requires a single top-of-stack item. All bits of the vector are complemented, and its tag remains unchanged.

LAND (logical and)

LAND requires two top-of-stack items. The logical AND of the two bit vectors is left on top of the stack.
LOR (logical or)

LOR requires two top-of-stack items. The logical OR of the two bit vectors is left on top of the stack.

LEQV (logical equivalence)

LEQV requires two top-of-stack items. The logical EQV (equivalence) of the two bit vectors is left on top of the stack.

**Relational Operator**

SAME (logical equality)

SAME requires two top-of-stack items. They are interpreted as 52-bit vectors (including tag bits). If all corresponding bits of the two vectors have the same value, a True result is left on top of the stack; otherwise a False result is left. If both items are double-precision, the bit vector interpretation includes the second words. Note that if only one item is double-precision, the result is necessarily false.

**Literal Operators**

Literal operators place a single-precision constant on top of the stack. They do not use any initial top-of-stack items.

ZERO (insert literal zero)

ZERO leaves on top of the stack a single-precision word with all bits initialized to zero.

ONE (insert literal one)

ONE leaves on top of the stack a 1-bit integer equal to 1.

LT8 (insert 8 bit literal)

LT8 leaves on top of the stack an 8-bit integer that is a copy of its one-syllable parameter.

```
| LT8 | Constant |
```

LT16 (insert 16 bit literal)

LT16 leaves on top of the stack a 16-bit integer that is a copy of its two-syllable parameter.

```
| LT16 | Constant |
```
LT48 (insert 48 bit literal)

LT48 leaves on top of the stack a single-precision operand that is a copy of its six-syllable parameter. The parameter is taken from the first code-word following the LT48 opcode. "Padding" syllables, if any, from the opcode to the end of the word containing the opcode are ignored.

---

Bit-Vector Type-Transfer Operators

Operators in this group perform the following operations on the top-of-stack item(s).

STAG: Set the tag to an arbitrary value from the top-of-stack.

XTND: Append a low-order word of zeros, if necessary, to form a double-precision operand, or set the element_size of a word DD to double-precision.

JOIN: Join two operands to form one double-precision operand.

SPLT: Split an operand into two single-precision operands.

STAG (set tag)

STAG requires a tag value and an object item on top of the stack, and leaves as its result an item whose tag is the tag value and whose 48 bits are copied from the object item.

---

The tag value must be a single-precision operand; otherwise an Invalid Stack Argument interrupt is generated. The tag value is extracted from the field [3:4] of this operand. There is no restriction on the initial type of the object item.

If the tag value is 2, and the object item does not have tag 2, then the least significant word is set to zero.

In this architecture, STAG zeros the second word of a double-precision operand created by setting the tag to 2. The B6800 leaves the arbitrary contents of the Y register as the contents of the second word.
XTND (set to double-precision)

XTND requires an operand or a WordDD on top of the stack; otherwise an Invalid Stack Argument interrupt is generated.

If the argument is a double-precision operand, it is left on the stack unchanged. If it is a single-precision operand, it is converted to double-precision representation by appending a second word whose fields are initialized to zero; the double-precision result is left on the stack. Note that its numeric value is not changed.

If the argument is a DoubleDD, it is left on the stack unchanged. If the argument is a SingleDD, it is left on the stack as a DoubleDD: its element_size is set to double-precision, and if the SingleDD is unindexed, its length field is divided by 2; any remainder is discarded.

This architecture XTND disallows CharDDs, whereas B6800 XTND looks only at bit 40, the "double-precision bit", of a data descriptor. The value of bit 40 is zero in the encoding of EBCDIC or hex element_size values, and by setting it to 1, B6800 XTND generates an invalid encoding. Furthermore, the DD length is improperly divided by 2 in this case.

JOIN (set two singles to double)

JOIN requires two operands on top of the stack; otherwise an Invalid Stack Argument interrupt is generated. A double-precision item is constructed from the two operands, and the result is left on top of the stack.

The first and second words of the double-precision result are taken from the first words of the second and top operands respectively. The following possibilities arise from combinations of single and double-precision operands:

1) \[ \text{sp}(w_1) \text{ sp}(w_2) \Rightarrow \text{dp}(w_2,w_1) \text{ dp}(w_1,w_2) \]
2) \[ \text{sp}(w_1) \text{ dp}(w_2,w_3) \Rightarrow \text{dp}(w_2,w_1) \text{ dp}(w_1,w_2) \]
3) \[ \text{dp}(w_1,w_2) \text{ dp}(w_3,w_2) \Rightarrow \text{dp}(w_3,w_1) \text{ dp}(w_1,w_2) \]
4) \[ \text{dp}(w_1,w_2) \text{ dp}(w_3,w_4) \Rightarrow \text{dp}(w_3,w_1) \text{ dp}(w_1,w_2) \]

SPLT (set double to two singles)

SPLT requires an operand on top of the stack; otherwise an Invalid Stack Argument interrupt is generated. Two single-precision items are constructed from the operand and left on top of the stack.

If the operand is single-precision, it is left on the stack and a single precision zero is pushed on the stack above it. If the operand is double-precision, its two words are converted to two single-precision items. The first word is pushed on the stack first, and the second word is left on top of the stack.

1) \[ \text{sp}(w_1) \Rightarrow \text{sp}(0) \text{ sp}(w_1) \]
2) \[ \text{dp}(w_1,w_2) \Rightarrow \text{sp}(w_2) \text{ sp}(w_1) \]
Evaluate Word Structure Operators

RTAG (read tag)

RTAG requires one item on top of the stack, and its result is a 4-bit integer whose value is the tag of the item.

CBON (count binary ones)

CBON requires an operand on top of the stack; otherwise an Invalid Stack Argument interrupt is generated. The number of binary-ones present in the operand are counted. If the operand is double-precision, all 96-bits are examined. CBON leaves a 7-bit integer value, which is the number of binary-ones counted, on top of the stack.

LOG2 (leading one test)

LOG2 requires one item on top of the stack, and then replaces it with a 6-bit integer value. The integer contains the bit-number of the leading (most-significant) binary-one bit in the stack item. If all bits in the item are binary-zeroes, LOG2 leaves an integer zero on the stack; otherwise the integer contains the (number +1 of the) highest-order binary-one bit in the item. Only the first word (upper-half) of a double-precision stack item is examined.

Word Manipulation Operators

Word manipulation operators provide the capability to alter any "partial field" of a word in the stack called the destination, in some cases based on a field of another word in the stack called the source. The following operations are provided:

- **BSET, DBST:** Set a single destination bit.
- **BRST, DBRS:** Reset a single destination bit.
- **ISOL, DISO:** Create a destination whose low-order field is set from a field of the source.
- **INSR, DINS:** Set a field of the destination from the low-order field of the source.
- **FLTR, DFTR:** Set a field of the destination from a field of the source.
- **CHSN:** Complement the "sign" bit (bit 46) of the destination.

Source items may be of any type. Except for CHSN, destination items may be any type. The altered destination item is left on the top of the stack. If the source is a double-precision item, the field is taken from its first word, and the second word is discarded. If the destination is a double-precision item, the bit or field altered is in its first word, and the second word is retained unchanged in the double-precision result. The following terms are used for bit/field specifications:

- **Db:** The destination bit to be set or reset, or the high-order bit of the destination field.
- **Sb:** The high-order bit of the source field.
- **Len:** The length of both the source and destination fields.

There are static and dynamic operators corresponding to several of the operations. The static operators take Db, Sb, and Len specifications, as required, from code parameters; the dynamic operators take them from stack arguments.
If dynamic Db, Sb, and Len specification items are not operands, an Invalid Stack Argument interrupt is generated. They are integerized with rounding, if required, and if they cannot be integerized, an Integer-Overflow interrupt is generated. All Db and Sb values must be in the range \( \{0 \text{ to } 47\} \), and Len values must be in \( \{0 \text{ to } 48\} \). Static operators generate an Invalid Code Parameter interrupt if any of these values are invalid, and dynamic operators generate an Invalid Argument Value interrupt if any are invalid.

The effect of word manipulation operators will be shown as an assignment to a field of the destination word. The remainder of the destination word is not changed. Note that Len = 0 is a valid specification of a null field; in this case the destination will not be altered at all.

**BSET (bit set)**

BSET sets a single destination bit: destination.\([\text{Db}:1] := 1\). The destination is the only required top-of-stack item, and Db is specified by a parameter:

```
| BSET | Db |
```

**DBST (dynamic bit set)**

DBST sets a single destination bit: destination.\([\text{Db}:1] := 1\). The required initial stack state includes Db:

```
<table>
<thead>
<tr>
<th>Db</th>
</tr>
</thead>
<tbody>
<tr>
<td>destination item</td>
</tr>
</tbody>
</table>
```

**BRST (bit reset)**

BRST resets a single destination bit: destination.\([\text{Db}:1] := 0\). The destination is the only required top-of-stack item, and Db is specified by a parameter:

```
| BRST | Db |
```

**DBRS (dynamic bit reset)**

DBRS resets a single destination bit: destination.\([\text{Db}:1] := 0\). The required initial stack state includes Db:

```
<table>
<thead>
<tr>
<th>Db</th>
</tr>
</thead>
<tbody>
<tr>
<td>destination item</td>
</tr>
</tbody>
</table>
```
ISOL (field isolate)

ISOL creates a single-precision destination word initialized to zero, and then sets its low-order field from a field of the source: destination := 0; destination.[Len-1:Len] := source.[Sb:Len]. The source is the only required top-of-stack item, and Sb and Len are specified by parameters:

```
| ISOL | Sb  | Len |
```

DISO (dynamic field isolate)

DISO creates a single-precision destination word initialized to zero, and then sets its low-order field from a field of the source: destination := 0; destination.[Len-1:Len] := source.[Sb:Len]. The required initial stack state includes Len and Sb:

```
<table>
<thead>
<tr>
<th>Len</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sb</td>
</tr>
<tr>
<td>source item</td>
</tr>
</tbody>
</table>
```

INSR (field insert)

INSR sets a field of the destination from the low-order field of the source: destination.[Db:Len] := source.[Len-1:Len]. The required initial stack state includes only the source and destination:

```
<table>
<thead>
<tr>
<th>source item</th>
</tr>
</thead>
<tbody>
<tr>
<td>destination item</td>
</tr>
</tbody>
</table>
```

Values for Db and Len are specified by parameters:

```
| INSR | Db  | Len |
```
DINS (dynamic field insert)

DINS sets a field of the destination from the low-order field of the source: destination.[Db:Len] := source.[Len-1:Len]. The required initial stack state includes Len and Db (but note that for DINS, the source item is required on top of the stack):

```
+----------------+     +----------------+     +----------------+
| source item    |     | Len             |     | destination item|
+----------------+     +----------------+     +----------------+
     | Db             |     |                 |
+----------------+     +----------------+
```

FLTR (field transfer)

FLTR sets a field of the destination from a field of the source: destination.[Db:Len] := source.[-Sb:Len]. The required initial stack state includes only the source and destination:

```
+----------------+     +----------------+
| source item    |     | destination item|
+----------------+     +----------------+
```

Values for Db, Sb, and Len are specified by parameters:

```
+----------------+
| FLTR | Db | Sb | Len |
+----------------+
```

DFTR (dynamic field transfer)

DFTR sets a field of the destination from a field of the source: destination.[Db:Len] := source.[-Sb:Len]. The required initial stack state includes Len, Sb and Db:

```
+----------------+     +----------------+     +----------------+
| Len             |     | Sb              |     | destination item|
+----------------+     +----------------+     +----------------+
     | Db             |     | source item     |
+----------------+     +----------------+
```

CHSN (change sign)

The CHSN operator requires an operand on top of the stack; otherwise, an Invalid Stack Argument interrupt is generated. CHSN complements a single destination bit: destination.[46:1] := NOT destination.[46:1]

**Linear Index-Function Operator**

OCRX (occurs index)

OCRX computes a linear integer function of an integer index, with bounds checking. The function is defined as

$$\text{RelativeIndex} (\text{offset}, \text{length}, \text{index}) = \text{offset} + (\text{index}-1)\times\text{width};$$

where index must be in the range \{1 to limit\}.

OCRX leaves on top of the stack the result of the RelativeIndex function applied to values derived from two arguments:

<table>
<thead>
<tr>
<th>Index Control Word</th>
</tr>
</thead>
<tbody>
<tr>
<td>Index Control Word</td>
</tr>
<tr>
<td>index</td>
</tr>
</tbody>
</table>

The Index Control Word (ICW) must be a single-precision operand. It contains three fields: :index control word (ICW)

- ICW_width [47:16] The width coefficient
- ICW_limit [31:16] the upper bound for the index
- ICW_offset [15:16] the offset coefficient

If the ICW is not a single-precision operand or if the index is not an operand, an Invalid Stack Argument interrupt is generated. The index argument is integerized with rounding if required; if it cannot be integerized, an Integer-Overflow interrupt is generated.

If the index is not in the range \{1 to ICW_limit\}, an Invalid Index interrupt is generated. Otherwise, OCRX leaves on top of the stack a single_integer whose value is RelativeIndex (ICW_offset, ICW_width, index).

**Pragmatic Notes**

OCRX is an indexing-computing function

OCRX is intended for computing indexing functions to sub-records within a linear record structure. For example, assume that a record contains a sequence of sub-records s[1] to s[n]; each sub-record contains w elements of the base record type, and the first sub-record begins k elements into the record:
The index for $s[i]$ relative to the base of the record can be computed by the RelativeIndex function of the OCRX operator, with $i$ as the index and an ICW composed with:

- $ICW\_width = w$
- $ICW\_limit = n$
- $ICW\_offset = k$

Note that $ICW\_limit$ and index are in the same units (ordinal index of the sub-record); $ICW\_width$ and $ICW\_offset$ are in the same arbitrary units (typically characters or words); the RelativeIndex function transforms from the first set of units to the second.

REFERENCE GENERATION AND EVALUATION OPERATORS

The common feature of this operator group is the generation and evaluation of references and chains of references. The group consists of reference generation operators (generators) and operators that evaluate references in order to read a target item onto the stack (read evaluators) or store an item from the stack into a target location (store evaluators).

Basic evaluation of a reference consists of calculating the nominal memory address to which it refers. Read evaluation consists of fetching the contents of the referenced location; store evaluation consists of writing the contents of that location.

Double Precision

References to double-precision operands refer to the first word. The need for a second word may be indicated by the tag of the first word or by the reference (IndexedDoubleDD). The second word is in the next higher memory location. (Note that this architecture, like predecessor implementations, does not permit a double-precision operand to be split between pages of a virtual-segment.)

Pragmatic Notes

Beware Aliasing Address Couples or IRWs with IndexedWordDDs

Care must be exercised in any situation in which an address-couple parameter or IRW might reference the same location as an IndexedWordDD, if there can be any conflict as to operand precision. Such a situation might arise if a descriptor is pointed into part of a stack (creating an "in-stack array"), and the same locations are also referenced by address-couple. Read evaluation operators such as VALC and LOAD distinguish single-from double-precision operands by the tag of the operand, if it is addressed directly by an address-couple parameter or an IRW; the determination is made from the element__size of an IndexedWordDD, if such a descriptor is the last element in the reference chain. Similarly, normal store operators require the store operand to match the target type, which is determined from the tag of the target word (address-couple parameter or IRW) or by the element__size (IndexedWordDD).
Stack references

A stack is accessed by its stack number as follows. The stack-vector descriptor at address-couple (0,2) is indexed by the stack number. If the stack number is not in the range \{0 to SVD.length-1\}, an Invalid Index interrupt is generated; otherwise the stack descriptor is fetched. If either the word accessed as the stack-vector descriptor or the word accessed as the stack descriptor is not an unpaged unindexed SingleDD, an Invalid Object interrupt is generated. If the stack descriptor is an absent original DD, a Presence Bit interrupt is generated. The SVD must be a present original DD, and the stack descriptor must not be an absent copy DD; the effect of violating these restrictions is undefined.

Lexical Link Evaluation

A lexical link is a (stack number, displacement) couple; it specifies the base of an activation record. Basic evaluation of a lexical link consists of computing the nominal base address of the activation record by adding the displacement to the base address of the referenced stack. If the stack number equals the contents of SNR, the base address is found in BOSR; otherwise, it is obtained from the stack descriptor, as described in Stack References.

aLXLK (evaluate lexical link)

The common action aLXLK is defined to perform the evaluation defined in this section.

Lexical Chains

The addressing environment of a process is a list of activation records: the base address of the topmost record is recorded in D[LL]; the MSCW at that address contains a lexical link to the record for level LL-1, and so on to level zero.

If an implementation maintains display registers, it is necessary to traverse all or part of the lexical chain whenever the topmost activation record changes, as occurs in procedure entry/exit and move-stack operators (see Display Update). If an implementation does not have a full set of display registers, it may be necessary to traverse part of the lexical chain in order to find the activation record for a lexical level less than LL.

During lexical chain traversal, a Stack Structure Error is generated if the word addressed by a lexical link is not an entered MSCW , or if the MSCW of the activation record for lexical level i does not contain i in the lex_level field.

aLXCH (traverse lexical chain)

The common action aLXCH is defined to perform lexical chain traversal and consistency checking defined in this section.

Address-Couple Evaluation

Address couples occur in operator parameters and in Normal Indirect Reference Words (NIRWs). Those in parameters occur in either fixed-or variable-fence forms; NIRWs contain fixed-fence address couples. A name-call operator uses its address-couple parameter to construct an NIRW on the stack, where it will become an initial reference for a subsequent operator. Other operators use their address-couple parameter as their own initial reference.
Basic evaluation of an address-couple (Lambda,Delta) consists of calculating the nominal address of the referenced word, by adding Delta to the base address of the activation record whose lexical level is specified by Lambda. If Lambda = LL, the activation record base is in D[LL]. If not, the activation record base address can be read from a display register, if such registers are implemented, or found by traversing the lexical chain beginning at D[LL] (common action aLXCH). Note that since Lambda specifies an activation record in the current addressing environment, the result of address-couple evaluation may vary according to the environment.

When an address-couple is evaluated, Lambda must be less than or equal to LL, and for Lambda = LL, the address of the referenced stack location must be less than or equal to the address of the top-of-stack (S); otherwise, an Invalid Reference interrupt is generated. Furthermore, for Lambda = LL, referencing data that has not been explicitly pushed with an ENTR or PUSH operator is an undefined operation.

Evaluation of References

Read and store evaluators share the general capability to process a chain of references in order to locate some target item. Reference chains may be composed of address-couple parameters, IRWs (NIRWs and SIRWs), IndexedWordDDs, and PCWs.

Definition of valid target items and allowable reference chains depends on the function of the particular operator, but evaluation of each element of a reference chain and of IRW chains is common to the operator group. The following sections define evaluation of each reference form, IRW chain evaluation, and the notation used for each operator to specify allowable reference chains and valid target items.

Address Couple Parameters

Name-call operators use the parameter to construct an NIRW. Other operators evaluate the parameter to determine the corresponding nominal address, which is then typically used for read or store access.

NIRWs

The STFF operator transforms an NIRW into an SIRW that references the same location. Other operators evaluate the NIRW address-couple to determine the corresponding nominal address, which is then typically used for read or store access.

NIRWs may be initial references only.

SIRWs

Basic evaluation of an SIRW consists of calculating the nominal address of the referenced word: SIRW.offset is added to the address derived from the Lexical Link (SIRW.stack_number, SIRW.displacement) by the common action aLXLK. (The ENTR operator uses the Lexical Link address as well as the sum.)

The result of evaluation of an SIRW is constant regardless of the current addressing environment.

No validity check is performed on the sizes of the displacement and offset fields during SIRW evaluation. SIRWs are created from NIRWs, and the NIRW components are verified at that time.
Pragmatic Notes

SIRW as a parameter reference

The SIRW is a reference to an item in an activation record in a stack; it is context-independent in that its interpretation does not depend upon the current addressing environment (apart from the D[0] environment, which determines the location of the stack-vector descriptor, which defines the stacks). The principal application of SIRWs is to pass reference parameters from one addressing environment to another. IndexedWordDDs serve as references to items in segments other than stacks.

IndexedWordDDs

Basic evaluation of a data descriptor as a reference is possible only for an IndexedWordDD referring to a present segment. The evaluation consists of calculating the nominal address of the referenced word (see Descriptor Interpretation).

In cases where the target of an IndexedWordDD is an operand, the element type of the operand is determined by the element_size field of the IndexedWordDD (the last if a sequence of IndexedWordDDs was evaluated). The element_size value of single-or double-precision overrides the tag of the target operand. All operators that evaluate IndexedWordDDs, with the exception of LODT and the overwrite operators, obey this convention.

An IndexedSingleDD may be used to reference words of any type appropriate to the referencing operator. An IndexedDoubleDD may be used only to reference an operand (for read evaluation) or an even-tagged word (for normal store evaluation).

PCWs

In the context of reference chain evaluation, evaluation of a PCW consists of an "accidental" procedure entry. The PCW is assumed to point to a function with no parameters, whose returned value will be either the target of the chain or another valid reference. The net result of the accidental entry is that the place of the PCW in the reference chain is taken by the item returned by the function.

The accidental entry is accomplished by the aACCE action, defined in Procedure entry operators. It is assumed that the function will terminate with a RETN (return) operator that leaves an item on top of the stack. If it does not, the item on top of the stack will be used incorrectly, as if it were such a result.

When the operator resumes, the result of the function is treated as the target or next reference. If it is not valid in the context of the operator, an Invalid Stack Argument interrupt, rather than an Invalid Reference Chain interrupt, is generated.

IRW Chains

Throughout this group of operators, those that evaluate multiple references will evaluate a sequence of one or more IRWs wherever a single IRW may be evaluated. Because NIRWs may occur as initial references only, these chains consist of an optional NIRW referencing a chain of SIRWs. Chains of IRWs that may optionally contain the initial NIRW are referred to as "IRW chains"; chains of IRWs that may not contain an NIRW are referred to as "SIRW chains". (It is often convenient to regard an address-couple parameter, as well as an NIRW, as the head of an "IRW chain".)

Evaluation of the IRW chain consists of successive IRW evaluations, starting with the head of the chain, until IRW read evaluation does not produce an IRW.
Reference Chains

Operators that evaluate reference chains start from an initial reference and apply successive reference read evaluation, according to a set of chaining rules, until a target item is produced. For each such operator, the set of initial references and targets is specified using the following notation:

\[
<\text{Initial Reference}> ::= \{\text{set of reference items}\}
\]

\[
<\text{target}> ::= \{\text{set of target items}\}
\]

Chaining rules are specified by showing the valid evaluation results for each reference form that may be a part of the chain. The form of such specification is:

\[
\text{reference} \rightarrow \text{evaluation results},
\]

Where "\(\rightarrow\)" indicates read evaluation of the reference as defined in the preceding sections. Evaluation results can include reference forms or an Initial Reference, any of which is subsequently evaluated, or a target. Evaluation of the chain will continue until a target is encountered or until reference evaluation produces an item that is not a valid result. If chain evaluation terminates with an invalid item, an interrupt is generated. With two exceptions, the interrupt is Invalid Reference Chain: a Binding Request interrupt is generated if the target is a DD with element\_size = 7; an Invalid Stack Argument interrupt is generated if the result of pew evaluation (\text{aACCE}) is unacceptable.

Chaining rule notation is illustrated by the following example. (Note that IndexedWordDD is used for the union of IndexedSingleDD or IndexedDoubleDD, which may be listed separately in the expansion.)

\[
<\text{Initial Reference}> ::= \{\text{NIRW, SIRW chain, IndexedWordDD}\}
\]

\[
<\text{target}> ::= \{\text{operand}\}
\]

NIRW \(\rightarrow\) SIRW chain
IndexedWordDD
PCW
<target>

SIRW chain \(\rightarrow\) IndexedWordDD
PCW
<target>

IndexedSingleDD \(\rightarrow\) IndexedWordDD
<target>

IndexedDoubleDD \(\rightarrow\) <target>

PCW \(\rightarrow\) SIRW chain
IndexedWordDD
Reference Generation Operators

NAMC (name call)

The NAMC operator transforms an address-couple in the code-stream into an NIRW. NAMC is a 2-syllable operator with a special structure, a 2-bit opcode and a 14-bit variable-fence address-couple:

```
<table>
<thead>
<tr>
<th>NAMC: address-couple</th>
</tr>
</thead>
<tbody>
<tr>
<td>2 : 14</td>
</tr>
</tbody>
</table>
```

The NAMC operator converts the variable-fence address-couple parameter into a fixed-fence address-couple and leaves it in an NIRW on top of the stack. Name-call operators need not interpret the address-couple; however, the tests on Lambda and Delta defined for address-couple evaluation may be applied and an Invalid Reference interrupt generated if either component is out of range.

Pragmatic Notes

NAMC is sensitive to lexical level

The transformation from fixed-to variable-fence address-couple is made with the variable fence set according to LL at the time the NAMC operator is executed. Because NIRWs are intended for immediate consumption (within the same block activation), there is no loss of generality due to this "premature binding" of the fence.

LNMC (long name call)

LNMC is equivalent to NAMC, except that its parameter is a fixed-fence rather than a variable-fence address-couple. LNMC is a 4 syllable operator whose appearance in the code-stream is:

```
<table>
<thead>
<tr>
<th>(variant)</th>
<th>LNMC</th>
<th>lambda : delta</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>4 : 12</td>
<td></td>
</tr>
</tbody>
</table>
```

Pragmatic Notes

LNMC provides full-range Delta at any LL

Because it has a fixed-fence address-couple, LNMC can be used to construct address couples with Delta as large as $2^{12} - 1$ at any lexical level. NAMC can address the full range of Delta values only when LL $\leftarrow 3$. 

STFF (stuff)

STFF converts the NIRW on top of the stack into an SIRW. If STFF encounters an SIRW on top of the stack, it terminates leaving the SIRW. If the top-of-stack item is not an NIRW or SIRW, an Invalid Stack Argument interrupt is generated.

The (Lambda,Delta) address-couple in the NIRW is interpreted as described in Address-Couple Evaluation. If Lambda > LL, or Lambda = LL and address(stack location) > S, an Invalid Reference interrupt is generated. Otherwise the SIRW is constructed to point to the word in the stack addressed by (Lambda,Delta). The displacement field is set to the stack-relative offset to the MSCW for the activation record referenced by the NIRW; if that offset exceeds $2^{16}-1$, a Stack Structure Error interrupt is generated. The stack_number field is set to the stack number containing this activation record. The offset field is set to the value of delta from the NIRW. The unused fields are set to zero.

Pragmatic Notes

STFF Algorithm

The following algorithm produces the Lexical Link corresponding to the Lambda component of an address-couple: If Lambda = LL, the Lexical Link is (SNR, D[LL]-BOSR); otherwise, the Lexical Link is contained in the MSCW for the activation record at lexical level Lambda + 1 in the current addressing environment (at D[Lambda + 1] if that display register is implemented).

INDX (index)

INDX applies an integer index to an unindexed DD and leaves on top of the stack an IndexedDD pointing to the specified element. If the DD is a WordDD, the result is an IndexedWordDD, and if it is a CharDD, the result is a Pointer. An unindexed copy DD may be on the stack initially, or an unindexed original or copy DD may be addressed by an IRW chain.

<Descriptor Indication> ::= {unindexed copy WordDD, unindexed copy CharDD, initial reference}
<Initial Reference> ::= IRW chain
<target> ::= {unindexed WordDD, unindexed CharDD}
IRW chain → <target>

INDX requires the Descriptor Indication and an operand index value on top of the stack in either order:

<table>
<thead>
<tr>
<th>Descriptor Indication</th>
<th>index value</th>
<th>OR</th>
<th>index value</th>
<th>Descriptor Indication</th>
</tr>
</thead>
</table>

If the index value is not an operand, an Invalid Stack Argument interrupt is generated. If the Descriptor Indication is a copy DD with element_size = 7, a Binding Request interrupt is generated; otherwise, if the Descriptor Indication is not an unindexed copy WordDD or CharDD or the head of an IRW chain, an Invalid Stack Argument interrupt is generated.
The index value is integerized with rounding (by using the \texttt{RaI} function defined for the NTGR operator) if required. If it cannot be integerized, an Integer-Overflow interrupt is generated. If the resulting integer is not in the range \{0 to \texttt{DD.length} – 1\}, an Invalid Index interrupt is generated. (Both \texttt{DD.length} and the index value are assumed to be in \texttt{DD.element\_size} units).

An IndexedWordDD or a Pointer is constructed according to the value of \texttt{DD.element\_size}. For the different \texttt{element\_size} values, the effective index values are derived from the index argument as follows:

\begin{tabular}{|c|}
\hline
\text{0 (single-precision):} & \text{\texttt{WI} = \text{index}} \\
\text{1 (double-precision):} & \text{\texttt{WI} = \text{index} \times 2} \\
\text{2 (hex):} & \text{\texttt{WI} = \text{index} \text{DIV} 12; \text{CI} = \text{index} \text{MOD} 12} \\
\text{4 (EBCDIC)} & \text{\texttt{WI} = \text{index} \text{DIV} 6; \text{CI} = \text{index} \text{MOD} 6} \\
\hline
\end{tabular}

If the unindexed DD is unpaged, an indexed DD is constructed from it as follows: If the designated descriptor is an original DD, a\texttt{CPY} action is invoked to produce a copy DD. The present, copy, \texttt{read\_only}, \texttt{element\_size}, and address fields are copied from the unindexed copy DD. The indexed bit is set to 1. For a WordDD, an IndexedWordDD is constructed by setting the index field to \texttt{WI}; if \texttt{WI} exceeds 2\textsuperscript{20} – 1, an Invalid Index interrupt is generated. For a CharDD, a Pointer is constructed by setting the word\_index field to \texttt{WI} and the char\_index field to \texttt{CI}; if \texttt{WI} exceeds 2\textsuperscript{16} – 1, an Invalid Index interrupt is generated.

If the data-segment is paged (the unindexed DD has \texttt{paged} = 1), \texttt{INDX} resolves the paging by performing another level of indexing. The paged descriptor is indexed by \texttt{WI} \text{DIV} \texttt{page\_size}, and the referenced word is accessed as a page descriptor. If it is an original unpaged SingleDD, the indexing operation proceeds; otherwise a Page Structure Error interrupt is generated. An indexed DD is created as follows: A copy of the page DD is fetched, using common action a\texttt{CPY}. The indexed bit is set to 1. The \texttt{element\_size} and \texttt{read\_only} fields are copied from the initial (paged) DD; the present and address fields are retained from the a\texttt{CPY} copy of the page DD. For a WordDD, an IndexedWordDD is constructed by setting index to \texttt{WI} \text{MOD} \texttt{page\_size}. For a CharDD, a Pointer is constructed by setting word\_index to \texttt{WI} \text{MOD} \texttt{page\_size} and char\_index to \texttt{CI}.

\texttt{INXA} (index by means of address-couple parameter)

\texttt{INXA} is a 3-syllable operator containing a fixed-fence address-couple; the code-stream appearance is:

\begin{center}
\begin{tabular}{c|c|c|}
\hline
\texttt{INXA} & \texttt{lambda:} & \texttt{delta} \\
\hline
\texttt{4} & \texttt{12} \\
\hline
\end{tabular}
\end{center}

\texttt{INXA} is functionally equivalent to a name-call operator, containing the same address-couple, followed immediately by the \texttt{INDX} operator.
MPCW (make PCW)

MPCW is a literal operator that constructs a PCW at the top of the stack from a six-syllable parameter in the code-stream. The parameter is taken from the first code-word following the MPCW opcode. "Padding" syllables, if any, from the opcode to the end of the word containing the opcode are ignored. The PCW is constructed from the parameter by setting the tag to 7 and putting the value of SNR into the stack_number field.

```
----------/ /-------/ /---------------------------
| MPCW    | ignored   | skeleton PCW |
----------/ /--------------------------------------
```

The parameter is assumed to be a valid PCW skeleton. It is inserted at the top of the stack and tagged as a PCW.

**Read Evaluation Operators**

aFOP (Fetch Operand)

The common action aFOP is invoked by operators that evaluate a reference to fetch an operand value (as opposed to LODT and RDLK, which fetch only one word, not a whole operand in the double-precision case). The action can be described as a procedure with one formal parameter, the reference to be evaluated, and three possible results:

1. An operand value.
2. A non-operand value.
3. An Invalid Object interrupt: odd-tagged second word.

If the referenced word does not have a tag of 0 or 2, it is a non-operand value.

If the reference is an IRW and the referenced word has tag = 0, or the reference is an IndexedSingleDD and the referenced word has tag = 0 or 2, the referenced word is fetched and the tag set to zero (if necessary) to form an operand value.

If the reference is an IRW and the fetched word has tag = 2, its successor word (at the next higher nominal memory address) is fetched. If that word has a tag other than two, an Invalid Object interrupt is generated; otherwise, the referenced word and its successor are joined as the first and second words of a double-precision operand to form an operand value.

If the reference is an IndexedDoubleDD, the physical successor word of the referenced word is fetched. If the successor word has an odd tag, an Invalid Object interrupt is generated; otherwise, the referenced word and its successor are joined as first and words of a double-precision operand (with the tag set to two) to form an operand value.

aCPY (fetch copy descriptor)

The common action aCPY is invoked by any operator that accesses a descriptor (by evaluating a reference) and places a copy of that descriptor on the stack. (The exceptions are LODT and RDLK, which make a facsimile of the original descriptor rather than a "copy" of it.)

A duplicate of the referenced descriptor is brought to the stack to become the copy. (If it is already a copy, no transformation is necessary.) If the descriptor is an absent original, the address field is replaced by the nominal memory address at which the original was located; otherwise the address is retained unchanged. The copy bit is set to 1.
VALC (value call)

The VALC operator evaluates a reference chain whose head is an address-couple parameter; the target must be an operand, which is left on top of the stack. VALC is a 2-syllable operator with a special structure, a 2-bit opcode and a 14-bit variable-fence address-couple:

```
VALC: address-couple
    : 2 : 14
```

Reference chain evaluation performed by VALC is:

```
<Initial Reference> :: = {address-couple}
<target> :: = {operand}
address-couple  →  SIRW chain
                  IndexedWordDD
                  <target>
SIRW chain  →  IndexedWordDD
              PCW
              <target>
IndexedSingleDD  →  IndexedWordDD
                  <target>
IndexedDoubleDD  →  <target>
PCW  →  SIRW chain
       IndexedWordDD
       <target>
```

Reference evaluation is performed by invocation of the common action aFOP: an operand value is left on the stack as the result of VALC; any non-operand value is examined as an element of the reference chain. If reference evaluation produces a DD with element size = 7, a Binding Request interrupt is generated.

If a PCW must be evaluated, accidental entry is performed by invoking the common action aACCE. The RCW.rs bit is set in the new activation record; when resumed in restart state, VALC ignores its code parameter and consumes a stack argument as the target of the PCW. If this argument is not a valid reference or target, an Invalid Stack Argument interrupt is generated.

Otherwise, if reference evaluation produces an item that is not a valid result according to the above chain evaluation rules, an Invalid Reference Chain interrupt is generated.
LVLC (long value call)

LVLC is equivalent to VALC, except that its parameter is a fixed-fence rather than a variable-fence address-couple. LVLC is a 4-syllable operator whose appearance in the code-stream is:

```
 (variant)  LVLC  lambda:  delta
      4     12
```

Pragmatic Notes

LVLC provides full-range Delta at any LL

Because it has a fixed-fence address-couple, LVLC can be used to construct address couples with Delta as large as $2^{12} - 1$ at any lexical level. VALC can address the full range of Delta values only when LL $\leq 3$.

The LVLC operator, new in this architecture, is identical to the VALC operator except that its parameter is a fixed-fence address-couple.

NXLV (index and load value)

NXLV performs an INDX (index) operation to produce an IndexedWordDD and then evaluates the IndexedWordDD to fetch an operand.

The required initial stack state is the same as that for INDX except that the DD must be a WordDD:

```
< Descriptor Indication > ::= {unindexed copy word DD, initial reference} 
< Initial Reference > ::= IRW chain 
< index target > ::= unindexed WordDD 
IRW chain -> < index target >
```

If the index operation is unsuccessful, an interrupt is generated as specified for INDX. If the <index target> is successfully indexed, the ultimate target is fetched by read evaluation of the IndexedWordDD:

```
IndexedWordDD -> operand
```

The IndexedWordDD is evaluated by invoking the common action aFOP: an operand value is left on the stack as the result of NXLV; any non-operand value causes an Invalid Object interrupt to be generated.
Pragmatic Notes

Presence Bit interrupt may use Restart

When NXLV or NXLN generates a Presence Bit interrupt, the stack configuration and RCW can be constructed either to repeat the operator in initial state, with two arguments, or to repeat the operator in restart state, with the already-indexed descriptor as the only argument. (In the initial-state case, the Descriptor Indication argument could be the original argument, or it could be the unindexed copy descriptor after any IRW chain evaluation.)

NXVA (index and load value by means of address-couple parameter)

NXVA is a 3-syllable operator containing a fixed-fence address-couple; the code-stream appearance is:

```
<table>
<thead>
<tr>
<th>NXVA</th>
<th>lambda:</th>
<th>delta</th>
</tr>
</thead>
</table>
    4    12
```

NXVA is functionally equivalent to a name-call operator, containing the same address-couple, followed immediately by the NXLV operator.

NXLN (index and load name)

NXLN performs an INDX (index) operation to produce an IndexedSingleDD and then evaluates the IndexedSingleDD to fetch an unindexed DD; a copy of that DD is left on top of the stack.

The required initial stack state is the same as that for INDX except that the descriptor indication or index target must be a SingleDD.

If the index operation is unsuccessful, an interrupt is generated as specified for INDX. If the <index target> is successfully indexed, the ultimate target is fetched by read evaluation of the IndexedSingleDD:

```
IndexedSingleDD → unindexed DD
```

If the target is not an unindexed DD, an Invalid Object interrupt is generated.

The target is fetched as a copy (with aCPY action) and left on the top of the stack. (The NXLN operator does not examine the paged, read_only, element_size, length/index, or address field of a target DD.)
**EVAL (evaluate)**

The purpose of EVAL is to evaluate a reference chain in order to locate some target and then leave on top of the stack the reference whose evaluation produced the target.

Reference chain evaluation performed by EVAL is:

\[
\begin{align*}
< \text{Initial Reference} > & \quad ::= \quad \{ \text{NIRW, SIRW chain, IndexedWordDD} \} \\
< \text{target} > & \quad ::= \quad \{ \text{even-tag word, unindexed DD, IndexedDD with element\_size } > 1 \} \\
\text{NIRW} & \quad \rightarrow \quad \text{IndexedWordDD} \\
\text{SIRW chain} & \quad \rightarrow \quad \text{IndexedWordDD} \\
\text{IndexedWordDD} & \quad \rightarrow \quad * \text{ no evaluation } - \text{ see below } * \\
\text{PCW} & \quad \rightarrow \quad \text{IndexedWordDD} \\
\end{align*}
\]

If a target is located, the reference whose evaluation produced the target is left on top of the stack as the result. If an IndexedWordDD is encountered, it is left as the result without being evaluated. In effect, an IndexedWordDD is treated as if it had been evaluated and a target had been the result.

If a PCW must be evaluated, accidental entry is performed by invoking the common action aACCE. If the result of the function is not a valid reference, an Invalid Stack Argument interrupt is generated.

Otherwise, if reference evaluation produces an item that is not a valid result according to the above chain evaluation rules, an Invalid Reference Chain interrupt is generated.
LOAD (load)

LOAD performs a single evaluation of the Initial Reference, and if the result is a target, it is left on top of the stack:

\[
\begin{align*}
\langle \text{Initial Reference} \rangle & \quad ::= \\
& \quad \{ \text{NIRW, SIRW, IndexedWordDD} \} \\
\langle \text{target} \rangle & \quad ::= \\
& \quad \{ \text{operand, tag-4 word, tag-6 word, SIRW, any data descriptor} \} \\
\text{NIRW} & \quad \rightarrow \quad \langle \text{target} \rangle \\
\text{SIRW} & \quad \rightarrow \quad \langle \text{target} \rangle \\
\text{IndexedSingleDD} & \quad \rightarrow \quad \langle \text{target} \rangle \\
\text{IndexedDoubleDD} & \quad \rightarrow \quad \text{operand (target)}
\end{align*}
\]

If the item on top of the stack is not an Initial Reference, an Invalid Stack Argument interrupt is generated.

Reference evaluation is performed by invocation of the common action aFOP: an operand value is left on the stack as the result of LOAD; any non-operand value is examined as a possible target. If the Initial Reference is an IndexedDoubleDD and the target is not an operand, an Invalid Object interrupt is generated.

If the target is a DD, it is fetched as a copy (with aCPY action) and left on the top of the stack. (The LOAD operator does not examine the indexed, paged, read_only, element_size, length/index, or address field of a target DD.

In all other cases, if the referenced item is a valid <target>, it is left on top of the stack without conversion; otherwise, an Invalid Object interrupt is generated.

LODT (load transparent)

LODT performs a single evaluation of the Initial Reference and leaves the result on top of the stack, with no restriction placed on the type of the result:

\[
\begin{align*}
\langle \text{Initial Reference} \rangle & \quad ::= \\
& \quad \{ \text{NIRW, SIRW, IndexedSingleDD, 20-bit integer address} \} \\
\langle \text{target} \rangle & \quad ::= \\
& \quad \{ \text{any item} \} \\
\text{NIRW} & \quad \rightarrow \quad \langle \text{target} \rangle \\
\text{SIRW} & \quad \rightarrow \quad \langle \text{target} \rangle \\
\text{IndexedSingleDD} & \quad \rightarrow \quad \langle \text{target} \rangle \\
\text{Integer} & \quad \rightarrow \quad \langle \text{target} \rangle
\end{align*}
\]
If the argument is not an Initial Reference, one of the following actions is performed, depending upon the type and range of the argument and on the implementation-defined handling of an invalid operand argument:

- **not operand:** Generate Invalid Stack Argument interrupt.
- **operand not single_integer:** Generate Invalid Stack Argument or Invalid Argument Value interrupt, or integerize (which may generate Integer Overflow) and test/use resulting integer.
- **single_integer** not in \{0 to 2**20-1\}: Generate Invalid Stack Argument or Invalid Argument Value or Invalid Address interrupt.

If the Initial Reference is an IRW or an IndexedSingleDD, it is evaluated normally. If it is a 20-bit integer, it is interpreted as a nominal memory address from which the target is fetched.

The addressed target word is left on top of the stack. If its tag is 2, the second word of the item left on top of the stack is zero. (Apart from the handling of tag = 2, the LODT operator does not examine or alter the target word in any way.)

**Pragmatic Notes**

*Improper operand-address action is flexible*

The error action if the LODT argument is an operand but not a 20-bit integer is specified like the aISX action (q.v.), with the additional option of generating Invalid Address interrupt. This specification permits an implementation to treat integers greater than this architecture address width the same as integers that are within that limit but exceed the implementation memory path. As for aISX, the preferred implementation is to interrupt rather than to integerize a noninteger argument.

**Pragmatic Notes**

*Invalid Address used as ODI*

The LODT operator may generate the Invalid Address (alarm) interrupt in ODI fashion, by detecting that the operand argument is improper, as well as in alarm fashion when a memory fetch fails.
Store Evaluation Operators

Normal Store Operators

Normal store operators evaluate a reference chain in order to store an operand from the stack (the store object) into a target location. Reference chain evaluation performed by store operators is:

\[
\begin{align*}
<\text{Initial Reference}> & ::= \{\text{NIRW, SIRW chain, IndexedWordDD}\} \\
<\text{target}> & ::= \text{even-tagged word} \\
\text{NIRW} & \rightarrow \text{SIRW chain} \\
& \quad \text{Indexed WordDD} \\
& \quad \text{PCW} \\
& \quad <\text{target}> \\
\text{SIRW chain} & \rightarrow \text{IndexedWordDD} \\
& \quad \text{PCW} \\
& \quad <\text{target}> \\
\text{IndexedSingleDD} & \rightarrow \text{IndexedWordDD} \\
& \quad <\text{target}> \\
\text{IndexedDoubleDD} & \rightarrow <\text{target}> \\
\text{PCW} & \rightarrow \text{SIRW chain} \\
& \quad \text{Indexed WordDD}
\end{align*}
\]

For STOD and STON, the Initial Reference and the operand are required on top of the stack, in either order:

```
<table>
<thead>
<tr>
<th>Initial Reference</th>
<th>OR</th>
<th>operand</th>
<th>Initial Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>operand</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

If the top-of-stack item is not an Initial Reference or an operand, or if the top-of-stack item is an Initial Reference and the second item is not an operand, or if the top-of-stack item is an operand and the second item is not an Initial Reference, an Invalid Stack Argument interrupt is generated.

If any reference evaluation produces an odd-tag item other than an IRW, DD, or PCW, or if an IndexedWordDD is marked read_only, a Memory Protect interrupt is generated. If any reference evaluation produces a DD with element_size = 7, a Binding Request interrupt is generated.

If a PCW must be evaluated, accidental entry is performed by invoking the common action aACCE. STOD or STON deletes the Initial Reference argument and then invokes aACCE, so that the result of the accidental-entry procedure becomes a new Initial Reference; these operators require no restart state. For STAD or STAN, the RCW.rs bit is set in the new activation record; when resumed in restart state, STAD or STAN ignores its code parameter and is functionally equivalent to STOD or STON, respectively. The chaining rules for a PCW successor are enforced partly by the store operators (which generate an Invalid Stack Argument interrupt if the Initial Reference is not a valid reference) and partly by the RETN operator (which generates an Invalid Stack Argument interrupt if its argument is an NIRW).
If reference evaluation produces an item otherwise not a valid result according to the above chain evaluation rules, an Invalid Reference Chain interrupt is generated.

The normal store operators perform additional type checking; if any of the following situations occur, an Invalid Object interrupt is generated:

1. The operand is single-precision and:
   1) The final reference is an IndexedDoubleDD, or tag = 2.

2. The operand is double-precision and:
   1) The final reference is an IndexedSingleDD, or
   2) The final reference is an IRW and the referenced word has tag = 0.

If the operand is single-precision, it is stored at the target location, with a tag of zero.

If the operand is double-precision, the successor of the target location (at the next higher nominal memory address) is examined. If the successor location contains an odd-tagged word, a Memory Protect interrupt is generated; otherwise, the first and second words of the operand are written into the target location and its successor, respectively; both words have tag = 2. If an interrupt is generated while a double-precision value is being stored, the first half of the item may or may not have been stored, depending upon the implementation.

**STOD** (store delete)

A normal store operation is performed. Both the Initial Reference and the operand are deleted from the stack.

**STON** (store non-delete)

A normal store operation is performed. The operand is left unchanged on top of the stack, and the Initial Reference is deleted.

**STAD and STAN** (store delete/non-delete by means of address-couple)

STAD and STAN are 3-syllable operators that contain a fixed-fence address-couple; the code-stream appearance is:

```
<table>
<thead>
<tr>
<th>STAD or STAN</th>
<th>lambda:</th>
<th>delta</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>4 :</td>
<td>12</td>
</tr>
</tbody>
</table>
```

The STAD (or STAN) operator is functionally equivalent to a name-call operator, containing the same address-couple, followed immediately by the STOD (or STON) operator, except that PCW evaluation requires the use of restart state (as specified above).
Overwrite Operators

Overwrite operators perform a single evaluation of the Initial Reference and store some item from the stack (the store object) into the resultant target location. There are no restrictions on either the store object or the initial contents of the target location; the "→" notation indicates store evaluation for these operators, which do not examine the target contents (except for RDLK).

\[
\begin{align*}
<\text{Initial Reference}> & \quad ::= \quad \{\text{NIRW}, \text{SIRW}, \text{IndexedSingleDD}\} \\
<\text{target}> & \quad ::= \quad \{\text{any item}\} \\
\text{NIRW} & \quad \rightarrow \quad <\text{target}> \\
\text{SIRW} & \quad \rightarrow \quad <\text{target}> \\
\text{IndexedSingleDD} & \quad \rightarrow \quad <\text{target}>
\end{align*}
\]

The topmost stack item must be an Initial Reference; otherwise an Invalid Stack argument is generated. The second stack item is the Store object. If the Initial Reference is an IndexedSingleDD marked read_only, a Memory Protect interrupt is generated.

Overwrite operators store single words and are oblivious to double-precision: If the store object is double-precision, only the first word is stored, with its tag of 2. If the reference addresses a tag-2 word, only that word is overwritten; its successor is unchanged. Note that each case can produce an unpaired double-precision word in memory.

OVRD (overwrite delete)

An overwrite operation is performed. Both the Initial Reference and the store object are deleted from the stack.

OVRN (overwrite non-delete)

An overwrite operation is performed. The store object is left unchanged on top of the stack, and the Initial Reference is deleted.
RDLK (read and lock)

RDLK is identical to OVRD, except that the word previously occupying the target location is left as the stack result. If the result has tag = 2, the second word of the double-precision result is set to zero.

In any implementation, the following requirements must be met by all processors and by any other processing elements (such as I/O or communications processors) that share the system memory and use the RDLK convention for synchronization.

1. RDLK reads the former contents and writes the new contents of the referenced word as an invisible operation; no other processor can access the referenced word between the read and write steps of a RDLK operator.
2. Store operations for each processor effectively occur in order. That is, if a code-stream on one processor initiates stores into location A and then into location B, any processor that finds the new value at B (with RDLK) and subsequently examines A must find the new value at A.
3. No data-fetch memory operation that follows the RDLK in the dynamic code-stream of a processor may take place until after the RDLK operation.

Statements 2 and 3 amount to restrictions on the ability of an implementation to reorder the manipulating of independent pieces of state (such as the contents of different memory locations).

Pragmatic Notes

RDLK locking protocols

RDLK provides a primitive locking mechanism for multiprocessor systems. The following illustration of a locking protocol is useful to point out why each of the three requirements above is necessary:

Consider two storage locations, x and y. Assume that y is to be used as a lock protecting the contents of x; 0 and 1 denote unlocked and locked, respectively. The following program is being executed simultaneously in multiple processors:

a: lock y; store 1 into y by means of RDLK until the result is not 1;
b: fetch value from x;
c: perform function on value;
d: store new value into x;
e: unlock y; store 0 into y.

(Steps b through d constitute a "critical region" that is to be executed on at most one processor at a time.)

Requirement 1 provides that exactly one processor will complete step a. Let us call this processor number 1, and say that it has completed step 1a. The other processor(s) will remain in step a, looping, until the completion of step 1e.

Requirement 2 provides that step 1d is completed before step 1e.

After step 1e, another processor can complete step a; let us call that processor number 2 and say that it has completed step 2a. Requirement 3 provides that step 2b does not begin until step 2a has successfully completed.

The ordering constraints combine to assure that the value fetched in step 2b is the one that was stored in step 1d.
Interlock Operators

Operators in this group are defined together because they all manipulate the interlock data type and therefore share particular characteristics. An interlock can be associated with any desired program state. By "locking" that interlock (executing LOK) prior to entering a critical region and "unlocking" it (executing UNLK) upon leaving the region, a process can be assured of exclusive access to the associated state (assuming that all other processes observe the same locking convention).

The LOK and UNLK operators perform the lock and unlock operations, respectively. If more than one process is contending for the same interlock, these operators generate special service interrupts to permit the operating system to resolve the contention. The LOKC operator performs a conditional lock operation, avoiding the interrupt if the lock operation fails. When a LOK or LOKC operator is successfully completed, the process that initiated the operator is allowed to proceed and is recorded as the "owner" of the interlock. The UNLK operator removes the current ownership, permitting another process to complete a LOK or LOKC and acquire ownership. LOK, UNLK, and LOKC are special store reference-evaluation operators.

The LKID operator reads the state of an interlock, reporting the owner (if any) of the interlock. LKID is a special read reference-evaluation operator.

Interlock operators have a single stack argument, an Initial Reference that must directly reference the interlock. They evaluate the Initial Reference and perform the required manipulation of the target interlock.

\[
\begin{align*}
<\text{Initial Reference}> & : = \{\text{NIRW, SIRW, IndexedSingleDD}\} \\
<\text{target}> & : = \text{interlock} \\
\text{NIRW} & \rightarrow <\text{target}> \\
\text{SIRW} & \rightarrow <\text{target}> \\
\text{IndexedSingleDD} & \rightarrow <\text{target}>
\end{align*}
\]

The topmost stack item must be an Initial Reference; otherwise an Invalid Stack Argument interrupt is generated. Except for LKID, if the Initial Reference is an IndexedSingleDD marked read_only, a Memory Protect interrupt is generated. If the target does not have tag = 3 or tag = 0, an Invalid Object interrupt is generated. This check is optional; if the interrupt occurs, the contents of the referenced interlock are undefined.

Pragmatic Notes

Interlock Function Compatibility with other Architectures

The interlock mechanism has been specified for Level Alpha in such a way that the functions of the interlock operators can be emulated by sequences of this architecture code using operators that are common to this and prior implementations. Thus, a system can simultaneously run programs that use the new operators and programs that emulate their functions, perhaps interacting with the same interlock objects. However, programs compiled specifically to run on processors at Level Alpha or higher should use only the interlock operators, with the semantics outlined above, and should not be dependent upon the detailed internal structure of the interlock objects. It should be possible for later architectures to redefine the mechanism and the data structure, while retaining the operator semantics.
The operators in this group can effect the following net status transition upon an interlock:

Free to Locked-Uncontended (by LOK and LOKC):
The owner_id field is set to the SNR value, the lock_control field is copied from the prior interlock value, the locked_bit and not_free_bit are both set to 1, and the tag is set to 3.

Locked-Uncontended to Free (by UNLK):
The lock_control field is copied from the prior interlock value, the tag is set to 3, and the remainder of the word is set to zero.

The operators in this group can effect the following temporary status transition upon an interlock; the prior value must be retained internally by the processor during the operation:

Free, Locked-Uncontended, Locked-Contended, or Busy to Busy:
The owner_id field is set to the SNR value, the not_free_bit is set to 1, the tag is set to 3, and the remainder of the word is set to zero.

Use of the Busy status is an implementation option for the operators and for software. The change to Busy status must be accomplished indivisibly; the operators are subject to the same constraints defined for the RDLK operator.

If an operator (or software routine) sets an interlock to Busy and the prior status of the interlock was already Busy, the effect on the interlock is to preserve Busy status but perhaps to change the owner_id (contender) stack number. In this case, the prior value must be discarded. The transition to Busy may be repeated; such "buzzing" of the interlock may be continued indefinitely, until a non-Busy prior status is found (or the operator is aborted by a Loop Timer interrupt). (Successive accesses to a Busy interlock may require separation by an implementation-dependent delay, to avoid starvation of other memory requestors in the system — including the processor expected to un-Busy the interlock.)

If the transition to Busy discovers a prior status that is not Busy, the operator must restore the prior value, either unchanged or modified to perform a valid status transition. The restoration is accomplished with a simple write operation (with the semantics of OVRD rather than RDLK).

The LOK, LOKC, and UNLK operators may examine and (if appropriate) modify the interlock value in a single, indivisible operation, if such operation is possible in the implementation. Alternatively, these operators may effect the transition to Busy status, and then proceed:

1. If the prior status is Free (for LOK or LOKC) or Locked-Uncontended (for UNLK), the prior value is modified to the opposite status and restored to the interlock, thereby completing the operator.
2. If the prior status is Locked-Uncontended (for LOK or LOKC) or Free (for UNLK) or Locked-Contended, the unmodified prior value is restored to the interlock; the LOK or UNLK operator generates a Locking or Unlocking interrupt, respectively, or the LOKC operator reports failure to effect locking.
3. If the prior value is Busy, there are two possibilities:
   1) The operator can immediately generate an interrupt (LOK, UNLK) or report failure (LOKC). This action is the same as 2, above, except that the prior value is not restored to the interlock.
   2) The operator can continue to set the lock Busy, until the prior value is found to satisfy the predicate for situation 1 or 2, above.
When a Locking or Unlocking interrupt is generated, the reference to the interlock is passed as the interrupt P2; if the interlock reference is an NIRW, it is converted to an SIRW.

Pragmatic Notes

Implementation Options for Interlock Operators

Several implementation options are specified for these operators. If a hardware design permits atomic read-examine-modify-write operations, that mechanism may provide the most effective implementation. For other designs, the Busy status is available. The decision to generate interrupt (or indicate LOKC failure) can be taken immediately (after a single "RDLK" exchange), or the operator can "Buzz" the interlock until non-Busy status is discovered. The latter approach may lead to a slight reduction in the number of interrupts to be handled. LKID requires either buzzing or continual reading of the interlock: reading may reduce memory interference, but buzzing may permit sharing of mechanism between LKID and the other three interlock operators.

Pragmatic Notes

Interlock software conventions

The LOK and UNLK operators are defined with the following assumptions with regard to the software:

The interrupt procedure must "buzz" the interlock (using RDLK to exchange a Busy value into the interlock) until a non-Busy prior value is found.

If the Locking interrupt routine finds a Free value, it emulates the LOK action and exits.

If the Unlocking interrupt routine finds a Locked_Uncontended value, it emulates the UNLK action and exits.

If the Locking interrupt routine finds a Locked_Uncontended or a Locked_Contended value, it constructs a Locked_Contended interlock and links the contending process into a wait list. (The lock_control field is available for this purpose.) The owner_id value is preserved.

If the Unlocking interrupt routine finds a Locked_Contended value, it moves one process from the waiting to the ready list and constructs a Locked_Contended interlock (if there are remaining waiters) or a Locked_Uncontended interlock (otherwise). The owner_id of the interlock is set to the stack number of the readied process.

If the Unlocking interrupt routine finds a Free value, an error exists in the locking protocol of the program.

The owner_id value in a Busy interlock is not significant to the interlocking algorithms, but may be of diagnostic value.

LOK (lock interlock)

If the target interlock has not_free_bit = 0, the interlock status is changed to Locked_Uncontended; otherwise, a Locking interrupt is generated.

UNLK (unlock interlock)

If the target interlock has locked_bit = 1, the interlock status is changed to Free; otherwise, an Unlocking interrupt is generated.
LOKe (conditional lock interlock)

If the target interlock has not_free_bit = 0, the interlock status is changed to Locked_Uncontended and a True result is left on the stack; otherwise, a False (failure) result is left on the stack.

LKID (read interlock status)

While the target interlock status is Busy (interlock.not_free_bit = 1, interlock.locked_bit = 0, and interlock.lock_control = 0), the operator waits. When the target interlock is not Busy, the value of its owner_id field is left on the stack as a 12-bit integer.

If the result of LKID is zero, the interrogated lock was Free. Otherwise, the interlock was Locked_Uncontended or Locked_Contended; LKID reports the stack number of the process currently "owning" the interlock.

At implementation option, the LKID operator may examine the interlock nondestructively (by read operations) or it may effect the transition to Busy status and examine (and restore) the prior value. The operator must wait until the interlock status is not Busy (or until being aborted by a Loop Timer interrupt).

**PROCESSOR STATE OPERATORS**

This section deals with operators that interact with processor state, primarily the state of the currently executing code-stream and the state of the stack in which the processor is running.

**Code Stream Pointer Distribution**

The processor code-stream pointer is initialized by the distribution of PCW or RCW code-stream pointer components according to the following steps:

1. SDLL and SDI are set from the sdl1 and sdi fields of the PCW or RCW, respectively, and the referenced code-segment descriptor (CSD) is fetched by evaluating (SDLL,SDI) as an address-couple (see Address Couple Evaluation). (Note that this address-couple is evaluated in the new environment, in the case of procedure entry or exit.) If the tag of the code-segment descriptor is not 3, a Code Segment Error interrupt is generated.

2. The pwi and psi values are verified as follows. If pwi is not in the range \{0 to CSD.seg_length - 1\}, an Invalid Index interrupt is generated, and if psi is not in the range \{0 to 5\}, an Invalid Argument Value interrupt is generated; otherwise PWI and PSI are set from the respective field values. (These tests are optional; they may be performed on both PCW and RCW, on just the PCW, or on neither.)

3. If the CSD is present, CSD.address is the nominal base address of the new code-segment; the processor is conditioned to execute next from the new code-segment. If the CSD is absent, a Presence Bit interrupt is generated. Note that the code-stream pointer distribution is still completed in this case. The RCW constructed for the interrupt contains the pointer just distributed, and exit from the interrupt will complete the intended distribution from the then-present CSD.

**aPRCW (distribute PCW/RCW code-stream pointer)**

The common action aPRCW accomplishes the distribution of a code-stream pointer from a PCW or RCW, as described in this section.
Branching Operators

Branching operators provide for altering the processor's code-stream pointer component. They may change the point of execution in the current code-segment or establish a new code-segment with an initial point of execution.

Branches may be conditional or unconditional. Conditional branches alter the code-stream pointer or continue sequential execution depending upon the Boolean interpretation of an item in the stack.

In a conditional branch, if the branch target is not valid but the branch condition is not met, it is implementation-dependent whether the sequential execution continues or an interrupt is generated to report the invalid target.

Branching operators are classified as static or dynamic branches, as specified in the following two subsections.

Static Branches

Static branches are always to a point within the current code-segment. That point is indicated by a 2-syllable parameter. Op name stands for the particular static branch operator encoding:

```
<table>
<thead>
<tr>
<th>op_name</th>
<th>op_psi: op_pwi</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>3 : 13</td>
</tr>
</tbody>
</table>
```

The high-order 3 bits of the parameter are interpreted as the new PSI value, and the low-order 13 as the new PWI value. If op_pwi is not in the range \( \{0 \text{ to } \text{CSD.seg_length} - 1\} \), where CSD is the current code-segment descriptor, an Invalid Index interrupt is generated. If op_psi is greater than 5, an Invalid Code Parameter interrupt is generated.

BRUN (branch unconditional)

Processor registers PSI and PWI are set from the parameter, and the processor is conditioned to execute next the operator at that point in the current code-segment.

BRTR and BRFL (branch true and branch false)

The top-of-stack operand must be an operand; otherwise, an Invalid Stack Argument interrupt is generated. The top-of-stack item is interpreted as a Boolean value. If BRTR finds it to be True or BRFL finds it to be False, processor registers PSI and PWI are set from the parameter and the processor is conditioned to execute next the operator at that point in the current code-segment; otherwise, sequential execution continues.
Dynamic Branches

Dynamic branches take their code-stream pointer values from a branch destination item on top of the stack. They may branch to a computed point within the current code segment or to a point in an arbitrary code-segment.

Branching within the current code-segment is indicated if the branch destination item is an operand. It is integerized with rounding, if required, to produce a 14-bit integer. If the operand cannot be integerized, an Integer-Overflow interrupt is generated; if the integerized operand is not a 14-bit integer, either an Invalid Argument Value or an Invalid Index interrupt is generated, at implementation option. A 14-bit integer is interpreted as the code-segment index in units of half-words (3 syllables):

\[
\text{dyn_pwi} \quad [13:13] \quad \text{The new PWI value.}
\]

\[
\text{alignment} \quad [0:1] \quad \text{The alignment bit (0 = word boundary, 1 = half word boundary)}
\]

The new PSI value is 0 (the word boundary) if the alignment bit is 0 and 3 (the half-word boundary) if the alignment bit is 1. If \text{dyn_pwi} is not in the range \{0 to CSD.seg_length - 1\}, where CSD is the current code-segment descriptor, an Invalid Index interrupt is generated.

Branching to a point in an arbitrary code-segment is indicated if the branch destination item is a PCW, or an NIRW to a PCW. If PCW.sdll is different from the current value of SDLL, an Invalid Argument Value interrupt is optionally generated. The PCW code-stream pointer is distributed by invoking the common action aPRCW, as specified in Code Stream Pointer Distribution. PCW.control_state is ignored.

If the top-of-stack item is not an NIRW, PCW, or operand, an Invalid Stack Argument interrupt is generated. If NIRW evaluation does not produce a PCW, an Invalid Object interrupt is generated, and if PCW.lex_level is not equal to LL, an Invalid Argument Value interrupt is generated.

All validity checking of the branch destination is optional for conditional branches. The test that \text{dyn_pwi} is in \{0 to CSD.seg_length - 1\} is optional.

Pragmatic Notes

Dynamic branch destination operand checking

An implementation can combine the two tests on the operand value, by generating an Invalid Index interrupt if the integerized value is not in the range \{0 to 2*(CSD.seg_length) - 1\}. If an implementation opts not to apply the seg_length check, then Invalid Argument Value is the preferable interrupt to report that the integer value is not a 14-bit integer.

DBUN (dynamic branch unconditional)

A branch destination item is required on top of the stack. If it is an operand, the branch is within the current code-segment. If it is a PCW, or an NIRW to a PCW, the branch is to an arbitrary code-segment.
DBTR and DBFL (dynamic branch true and dynamic branch false)

The second from top-of-stack operand must be an operand; otherwise, an Invalid Stack Argument interrupt is generated. That operand is interpreted as a Boolean value. If DBTR finds it to be True or DBFL finds it to be False, a branch is executed using the top-of-stack branch destination item exactly as in DBUN. Otherwise, sequential execution continues.

The required initial stack state is:

```
-------------------
branch destination
-------------------

-------------------
Boolean
-------------------
```

Stack Structure Operators

Stack structure operators provide for procedure entry and exit and for changing the processor's site of activity by establishing a new running stack. They are involved in setting, saving, and restoring processor state components and linkage of activation records in the stack, both historical and lexical.

Display Update

If an implementation maintains Display registers, their contents must be maintained so that D[i] contains the base address of the activation record for lexical level i, for all i in the range {0 to LL}. Whenever the topmost activation record is changed, this invariance must be re-established, by traversing the lexical chain beginning at the base of the newly selected activation record (see common action aLXCH).

Pragmatic Notes

Display update early termination

Because the display registers model the lexical chains, and because of the tree structure implicit in the lexical chain definition, the following optimization is always possible: The lexical chain traversal and display update action is a loop through decreasing lexical levels i; the loop can be terminated when 1) the new value for D[i] is the same as the current value, and 2) i is less than the previous value of LL (prior to the value of LL being changed by the operator invoking display update).

Procedure Entry Operators

In general, executing a procedure call requires a code sequence that performs the following steps:

1. Execution of MKST (mark stack) initializes the MSCW at the base of the incipient activation record, linking it at the head of the historical chain;
2. A reference to the PCW for the procedure is pushed onto the stack (in the location the RCW will subsequently occupy);
3. Parameters to the procedure, if any, are built by operators that push items onto the stack (executed in the caller's environment);
4. Execution of ENTR (enter) completes the stack linkage in the MSCW and RCW, creating a new topmost activation record, while saving the caller's environment and instating the procedure's environment;
5. Stack building code initializes the procedure's local variables, and the procedure body is executed.
MKST (mark stack)

MKST builds an inactive MSCW on top of the stack and inserts it at the head of the historical chain. If the displacement between the new MSCW location and the base of the current stack \((S + 1 - BOSR)\) is outside the range \([1 \text{ to } 2^{16} - 1]\), and the old F-BOSR displacement is in that range, a Stack Structure Error interrupt is generated; \(P2\) is the calculated displacement value. The difference between the new MSCW location and the current value of the F register is computed as \(S + 1 - F\). If that difference is outside the range \([1 \text{ to } 2^{14} - 1]\), a Stack Structure Error interrupt is generated; \(P2\) is the calculated difference. These tests are optional for explicit MKST and IMKS operators and for MKST implied by accidental entry (aACCE); neither test may be applied to MKST implied by interrupt (aINTE).

If the calculated difference is within bounds, an MSCW is constructed with the history_link field set to the difference and all other fields set to zero, including the entered bit, thus marking the MSCW inactive. F is set to point to the new MSCW on top of the stack.

Pragmatic Notes

\[
F - BOSR \text{ limited to } 2^{16} - 1
\]

The restriction \(F - BOSR < 216\) is applied to MKST so that a program cannot generate an activation record to which a lexical link cannot point. This restriction is unnecessarily harsh, in that a problem will arise only if an address-couple in this new activation record is used to generate a lexical link (by STFF or ENTR, including aINTE or aACCE). However, it is the intent of this architecture that stacks be limited to \(2^{16}\) words, so the check in MKST is legitimate. (Field-width checks are also defined for STFF, and thus for ENTR, but they detect an improper activation record somewhat after the fact.) If the limit is enforced in MKST, the checks defined for STFF and ENTR become redundant.

The test is not applied to aINTE, and it is applied only to the first activation record above the limit, so that an operating-system interrupt procedure can invoke other procedures to deal with the error situation.
MKSN (mark-stack bound to name-call)

The operator is functionally equivalent to the MKST operator, subject to the following rules:

1. The immediate next operator in the code-stream must be NAMC (name call); otherwise, an Un-defined Operator interrupt is generated. The check is optional; if an interrupt is generated, the RCW designates the MKSN operator.
2. The address-couple in the NAMC must be the initial reference for the corresponding ENTR.
3. With two exceptions, the addressing environment, reference chain, PCW, and CSD must remain the same when the corresponding ENTR is executed as when the MKSN was executed. The exceptions are:
   1) The reference chain does not yield a PCW. As a result of the ensuing interrupt (e.g. Binding Request), the reference chain, PCW, and CSD are subject to modification.
   2) Another mark-stack operation occurs, either explicitly or via an interrupt. In this case, code-segment status (absent or present at a specific address) is subject to change (but the addressing environment, reference chain, and PCW must not change).
4. Any interrupt that ENTR would generate by evaluation of the reference chain may, at implementation option, be generated instead by the MKSN operator. (In the case of an Invalid Reference Chain or Binding Request interrupt, ODI_subtype bit [12:1] is set, as though the interrupt had been from ENTR.) Any interrupt capable of interpretation as a service request must have a resumption condition of Repeat-IR; return from the interrupt procedure will repeat the MKSN operator.
5. Between the execution of the MKSN and the subsequent execution of the corresponding ENTR, the result of a LODT on the MSCW or the word above it in the stack is implementation-defined; the result of any other operation on those words is undefined. The MSCW must remain valid (tag = 3, entered = 0, history_link valid), but the other fields in the MSCW and the entire word and tag of the word above the MSCW may be defined to pass any state from MKSN to ENTR.

The observance of these rules in software is mandatory. Their enforcement in an E-mode implementation is optional. Undetected violations of the rules can lead to undefined results.

Pragmatic Notes

MKSN pragmatics

A correct implementation of MKSN need only perform the MKST operation followed by a NAMC operation. However, it may be an optimization for a processor to begin some of the work of ENTR in the MKSN operator. Rule 1 requires the presence of the NAMC; an implementation may treat the NAMC as a parameter of the MKSN. Rule 2 enables early examination of the reference chain. Rule 3 forbids interference from operators executed as part of the parameter-passing code. Rule 4 may make it simpler for MKSN and other invocations of ENTR to share common mechanisms. Rule 5 permits an implementation to "poison" the NIRW at $F+1$ to help enforce rule 3; for example, the NIRW can be given a tag other than 1. Of course, ENTR must accept the poisoned NIRW. Rule 5 also permits the F and $F+1$ words to contain other state being transmitted from MKSN to ENTR; one example is to put a lexical link to the PCW environment into the MSCW and the target PCW (appropriately poisoned) above it.
IMKS (insert mark stack)

IMKS builds an inactive MSCW exactly as does MKST (mark stack), except that the new MSCW is inserted "underneath" the two top-of-stack items. IMKS produces the effect of having saved the top two stack items, deleted them from the stack, invoked MKST, and then pushed the two items back onto the stack. If there are less than two items in the expression stack at the start of an IMKS operation, a Stack-Underflow interrupt is generated.

The following diagram illustrates the stack state transformation produced by IMKS:

![Diagram showing stack state transformation]

ENTR (enter)

The initial stack state for ENTR assumes prior execution of MKST (or IMKS). An inactive MSCW is required at the stack location addressed by F, and the head of an IRW chain to a PCW is required at the F + 1 stack location. The following diagram illustrates the initial stack state (there may be other inactive MSCWs on the historical chain between F and D[LL]):

![Diagram showing initial stack state for ENTR]
If the item addressed by F does not have a tag of 3 or its entered bit is 1 (indicating an entered MSCW), or if the top-of-stack address is less than or equal to F, a Stack Structure Error interrupt is generated. If the F+1 stack location is not the head of an IRW chain, an Invalid Stack Argument interrupt is generated. If IRW chain evaluation produces a DD with element_size = 7, a Binding Request interrupt is generated. Otherwise, if IRW chain evaluation does not produce a PCW, an Invalid Reference Chain interrupt is generated (see IRW chains for a definition of IRW chain evaluation). If PCW.invalid_II = 1, an Invalid Argument Value interrupt is generated.

ENTR consists of the following functional tasks:

1. Complete the MSCW, inserting it at the head of the appropriate lexical chain.
2. Construct an RCW to save the current processor code-stream pointer and Boolean accumulators.
3. Initialize processor state for the procedure being entered, including code-stream pointer and addressing environment.

Completing the MSCW

If PCW.lex_level > 0, the activation record containing the PCW is the immediately global addressing space (global AR) of the procedure being entered. ENTR forms a Lexical Link (stack_number, displacement) to address the base of the global AR; this Lexical Link is inserted into the MSCW to complete the lexical chain that defines the addressing environment of the new procedure. (Note that if PCW.lex_level = 0, there is no global AR; in this case, the value of the Lexical Link is undefined.)

The global AR is identified by the form of reference to the PCW (the final reference if an IRW chain is evaluated). If the reference is an NIRW, the global AR is the activation record at level NIRW.lambda in the addressing environment at invocation of ENTR: a Lexical Link to that AR is constructed by implicit invocation of the STFF operator. If NIRW.lambda is unequal to PCW.lex_level - 1, an Invalid Argument Value interrupt is generated. If the reference is an SIRW, its Lexical Link (stack_number, displacement) points directly to the global AR. If the word at the base of the global AR is not an entered MSCW, a Stack Structure Error interrupt is generated; if its lex_level value is unequal to PCW.lex_level - 1, an Invalid Argument Value interrupt is generated.

PCW.lex_level is copied into MSCW.lex_level, MSCW.entered is set to 1, and the completed MSCW is stored back at the F stack location. Note that MSCW.history_link is not altered by ENTR.

Constructing the RCW

Processor state values stored in the RCW are the Boolean accumulators (TFFF, OFFF, EXTF, and FLTF), the processor code stream pointer (SDLL, SDI, PSI, PWI), CS (control state), and I.L. For explicit ENTR, the code-stream pointer designates the syllable following ENTR. For accidental entry (ENTR invoked by aACCE), the code-stream pointer designates the operator invoking aACCE. For interrupt entry (ENTR invoked by aINTE), the code-stream pointer is determined by the specific interrupt situation.

The restart indicator RCW.rs is set to 0 by an explicit ENTR; it is set to 1 only in some of the interrupt (aINTE) and accidental (aACCE) entry cases for which the entire entry sequence (MKST...ENTR) is performed together. (For these implicit invocations, the value of rs is determined by the invoking operator.) The only cases of accidental entry that must set the rs bit are for value call, STAD and STAN. The interrupt cases that must set the rs bit are noted in the descriptions of the operators and interrupts. Implementations may define further uses of rs.
An implementation may use the exit_opt field in the RCW to enable optimizations in the procedure exit operators. Any implementation must be such that exit_opt = 0 means that no optimization is to be performed: software assignment of 0 to the exit_opt field in an RCW is valid, and is required in any activation record whose environment might be changed by explicit alteration of stack linkages.

The RCW is stored at the F + 1 stack location.

**Initializing the Processor State**

LL is set from PCW.lex_level and D[LL] is set from F to address the base of the activation record. The processor CS Boolean is set from PCW.control_state.

Any applicable display registers are updated to reflect the new addressing environment: If the PCW reference was an NIRW, no update is necessary, since the global AR of the new activation record is already in the addressing environment. If the PCW reference was an SIRW, display update begins at D[LL-1], the new global AR.

The expression stack is appended to the new activation record, making any procedure parameters accessible.

The processor code-stream pointer state is initialized from the PCW by invocation of the common action aPRCW, as discussed in Code Stream Pointer Distribution.

**Pragmatic Notes**

**Pragmatics of exit_opt**

There are several conditions that can be noticed at procedure entry and used to optimize procedure exit. The applicability of a particular optimization depends on the processor implementation. In the following, the prefix Caller refers to a value prior to ENTR or subsequent to exit; Callee refers to a value subsequent to ENTR and prior to exit.

If D[CallerSDL] = D[CalleeSDL], the Code Dictionary activation record did not change, so code-stream pointer distribution from the RCW can proceed prior to display update. Note that this equality holds trivially if procedure entry was by means of an address-couple with Lambda ≥ CallerSDL.

For entry by means of an address-couple with Lambda < CallerLL, EXIT or RETN needs to restore only display registers D[i] for

\[ \text{CalleeLL} \leq i \leq \text{CalleeLL}. \]

If Lambda = CallerLL, not even D[CallerLL] is changed at exit.

**aACCE (accidental entry)**

The common action aACCE is invoked by some reference-chain evaluation operators to "evaluate" a PCW. The action is automatic invocation of the parameterless procedure (function) defined by the PCW; it is defined as three steps:

1. Invoke MKST.
2. Place the reference to the PCW on the stack (at Mem[F+1]), and
3. Invoke ENTR.
The action is subject to the interrupts of MKST and ENTR, although some error situations, such as no unentered MSCW at Mem[F], are prevented by the close coupling of MKST and ENTR, and any potential Binding Request or Invalid Reference Chain situation would have been handled already by the invoking operator.

The accidental entry and subsequent return leave the processor executing the operator that initiated the accidental entry. (Unlike explicit ENTR, which builds an RCW referencing the successor operator, aACCE points the RCW at the invoking operator.) The invoking operator provides the value for RCW.rs. In particular, value-call operators, STAD, and STAN set rs to 1 to cause re-entry in restart state.

aINTE (interrupt entry)

The common action aINTE is invoked to generate an interrupt, which is implemented as an entry to an MCP procedure whose PCW, or an SIRW chain thereto, is located by the fixed address-couple (0,3). Two parameter words are provided to the procedure.

The action can be defined as four steps:

1. Invoke MKST.
2. Place an NIRW to (0,3) on the stack (at Mem[F+1]).
3. Place the two parameter words on the stack.
4. Invoke ENTR.

The aINTE action may be invoked by operators (operator-dependent interrupts), between operators (external interrupts), or spontaneously at any time (alarm interrupts). The invoking mechanism determines the contents of the parameters and of the resulting RCW.

The action is subject to the interrupts of MKST and ENTR, although some error situations, such as no unentered MSCW at Mem[F], are prevented by the close coupling of MKST and ENTR. If an interrupt is generated during the aINTE action, the stack will contain the four words inserted by aINTE: the inactive MSCW, interrupt reference, and two parameter words. Note that if interrupt entry generates another interrupt (Invalid Reference Chain, Binding Request, or Invalid Argument Value) because the interrupt reference is not usable, the new interrupt will surely fail for the same reason; successive recursive interrupts will cause the processor to halt as described in Superhalt.
The following diagram illustrates the stack state transformation produced by the interrupt entry sequence (F is shown pointing to the same activation record as D[LL] in the initial state, but that is not required):

Stack state transformation produced by interrupt entry

The effect is undefined of a Presence Bit or Stack Structure Error interrupt during a display update, because the processor cannot know whether or not D[0] would be altered, thus redefining (0,3). Software must avoid any move (such as ENTR, EXIT/RETN, or MVST) into an activation record whose lexical chain traverses an absent stack.

Pragmatic Notes

Interrupt with unusable lexical chain

Given that a display update has failed (or a lexical chain is in error), it is reasonable to assert that D[0] has not (yet) moved and can be used to locate (0,3). Note, however, that if the word at D[0]+3 is a PCW and the lexical chain cannot be traversed from D[LL] to D[0], the architecture does not fully define the immediate global environment for the interrupt procedure: the base of that environment is at D[0], but the number of the containing stack is not known. It has been suggested that a processor could attempt to find the stack number of the level-0 environment by reading the stack_number field of the MSCW at D[1], the MSCW at D[0], or the PCW at D[0]+3. The first option fails if it is the D[1] to D[0] link that is bad; the other two would require a software convention, because E-mode places no requirement on stack_number in a level-0 MSCW or a PCW. Such an implementation-defined extension of E-mode Level Alpha could be appropriate to improve robustness in error handling. It is also appropriate to superhalt in such cases.
Procedure Exit Operators

There are two operators for deleting an activation record and returning execution to the prior topmost activation record. RETN (return) assumes termination of a function and leaves the top-of-stack item as a result, whereas EXIT assumes termination of a procedure and does not leave a result.

EXIT (exit)

EXIT deletes the topmost activation record from the stack and restores processor state for the prior topmost activation record. The base location of the topmost activation record is addressed by D[LL], and the prior topmost activation record is identified by the first entered MSCW on the historical chain whose head is D[LL].

If the tag of the D[LL] or D[LL]+1 item is not 3, a Stack Structure Error interrupt is generated. If the RCW addressed by D[LL]+1 has block_exit = 1, a Block Exit interrupt is generated. Otherwise, the base of the prior topmost activation record is located by following the historical chain from D[LL] until the first entered MSCW is encountered. If a history_link is evaluated and found to be zero, or to point to a location less than or equal to BOSR, or if the tag of a stack item addressed by a history_link is not 3, or if the lex_level field of the first entered MSCW is not equal to the lex_level field of the RCW in the initial topmost activation record, a Stack Structure Error interrupt is generated.

The topmost activation record is deleted from the stack by setting the top-of-stack pointer, S, to D[LL]-1. F is reset to address the first MSCW on the historical chain whose head is D[LL], whether or not it is entered. LL is set from the value saved in the RCW. D[LL] is reset to address the base of the prior topmost activation record. Remaining processor state is reset by distributing values saved in the RCW at the initial D[LL]+1 stack location. The Boolean processor accumulators (TFFF, OFFF, EXTF, FLT) and CS (control state) are reset from their saved values in the RCW. Any applicable display registers are updated to reflect the new addressing environment: the lexical chain is traversed beginning at D[LL].

The processor code-stream pointer is initialized from the RCW by invoking the common action aPRCW, as discussed in Code Stream Pointer Distribution. If RCW.rs = 1, the processor is conditioned to execute in restart state the operator addressed by the new code-stream pointer.

Unless specific optimization information is recorded by ENTR in the RCW.exit_opt field, the RCW.sdll component cannot be interpreted until the environment change (and any display update) is complete.
The following diagram illustrates the stack state transformation produced by EXIT. In the initial and final states, F is shown pointing to the same activation record addressed by D[LL], but no such coincidence is required. Note that LL is typically different before and after the EXIT.

![Diagram Illustrating Stack State Transformation](image-url)
RETN (return)

RETN is exactly the same as EXIT, except that it assumes that the terminated activation record is a function and that the initial top-of-stack item is to be the result of the function. RETN therefore retains the initial top-of-stack item and pushes it back onto the top of the stack after the topmost activation record is deleted. If the top-of-stack item is an NIRW, an Invalid Stack Argument interrupt is generated.

The following diagram illustrates the stack state transformation produced by RETN. In the initial and final states, F is shown pointing to the same activation record addressed by D[LL], but no such coincidence is required. Note that LL is typically different before and after the RETN.

![Diagram showing stack state transformation produced by RETN.](image-url)
Stack Environment Operator

MVST (move to stack)

MVST changes the processor’s site of activity by deactivating the current stack and activating a destination stack. A new memory addressing environment is also specified. A Top of Stack Control Word (TSCW) stored at the base location of an inactive stack is used to save the height of the stack and a link to the start of the historical chain. These two fields within the TSCW are sufficient to activate the stack.

MVST requires a single-precision operand on top of the stack to specify the stack number of the destination stack and the new environment number; otherwise an Invalid Stack Argument interrupt is generated. The operand contains two fields:

- [23:12] destination environment number
- [11:12] destination stack number

MVST consists of the following functional tasks:

1. Deactivate the current stack by writing a TSCW at its base.
2. Change addressing environment and identify the destination stack.
3. Restore processor stack state.
4. Update lexical environment state.

Deactivating the Current Stack

If S-BOSR is outside the range {1 to 2**16 - 1}, or S-F is outside the range {1 to 2**14 - 1}, a Stack Structure Error interrupt is generated (both tests are optional). Otherwise, MVST builds a TSCW by setting the stack height field to the value S-BOSR, setting the SFDisp field to the value S-F, setting the tag to 3, and setting the rest of the word to zero. The TSCW is stored at the base of the stack (addressed by BOSR).

Changing the Addressing Environment and Identifying the Destination Stack

If the destination environment number does not exceed the container size for ENR, it is loaded into the register; otherwise an Invalid Argument Value interrupt is generated. (If an implementation does not provide multiple environments, the container size for ENR is zero and the only value that may be assigned to ENR is zero; in this case, the test is optional. Another option when the ENR container size is zero is to define the MVST argument as a 12-bit integer, with aISX invocation for violation.) When ENR is loaded, the addressing environment is changed; the new stack may be in a different memory component from the old one.

SNR is set from the destination stack number. The stack descriptor identified by the destination stack number is fetched as specified by the "Stack References" section. If the stack number is not valid, an Invalid Index interrupt is generated. If the stack descriptor is marked not present, a Presence Bit interrupt is generated.

If an interrupt is detected during step 2 or 3, the processor is not running on a valid stack. Therefore, instead of generating the interrupt, the processor immediately generates a superhalt condition. (If a superhalt occurs, the Interrupt_Count value is undefined; otherwise, the Interrupt_Count value is unchanged by MVST.)
Restoring Destination Stack State

If the TSCW in the destination stack does not have tag = 3, a Stack Structure Error interrupt is generated. The following processor registers are loaded in the specified order, or its equivalent:

1. BOSR ← Stack descriptor.address
2. LOSR ← Stack descriptor.length + BOSR
3. S ← TSCW.stack._height + BOSR
4. F ← S − TSCW.SF_disp.

If the computed value of F is less than or equal to BOSR, a Stack Structure Error is generated.

The proc_id value (as a 3-bit integer) is stored at the base word of the destination stack.

Updating the Lexical Environment State

D[LL] is set to point to the first entered MSCW (MSCW.entered = 1) on the historical chain whose head is F. If, in following the historical chain, a history_link is encountered that points to a location less than or equal to BOSR, or if the tag of a stack item addressed by a history_link is not 3, or if the lex_level field of the first entered MSCW is not equal to LL, a Stack Structure Error interrupt is generated.

Any other appropriate display registers are updated to reflect the new address environment: the lexical chain is traversed beginning at D[LL].

If an interrupt is detected during 4, the interrupt RCW points to the operator following MVST.

The following example illustrates the current stack transformation produced by MVST after the destination stack number has been deleted from the stack. The transformation of the destination stack is essentially the inverse of that of the current stack. An inactive MSCW between S and D[LL] is illustrated but atypical.
Pragmatic Notes

Interrupt_Count may be used in MVST

The specification that Interrupt_Count is undefined if MVST produces a superhalt and unchanged otherwise makes it possible for MVST to use Interrupt_Count to detect the superhalt condition: Interrupt_Count may be set to 3 at the beginning of step 2 and restored to its prior value at the end of step 3.

Pragmatic Notes

No code-stream pointer distribution in MVST

The processor's code-stream pointer state is noticeably absent from the functioning of MVST. At termination, SDLL, SDI, PWI, and PSI remain as they were for the original stack; the code-stream bound to the original stack continues execution.

Top-of-Stack Operators

These operators alter the top-of-stack state, while leaving the remaining processor state unchanged. There is no restriction on the type of stack item that will be acted upon, but as operator arguments, the items must be at or above D[LL] + 2 to avoid Stack-Underflow interrupts. Note that an item may comprise either one or two words.

DLET (delete top-of-stack)

DLET requires one item on top of the stack and deletes it from the stack:

```
--- item1
------ xx
------ --DLET-->
------ xx
```

EXCH (exchange top-of-stack)

EXCH requires two items on top of the stack and interchanges their order in the stack:

```
--- item1
------ TOS item2
------ --EXCH-->
------ TOS item1
--- item2
```
DUPL (duplicate top-of-stack)

DUPL requires one item on top of the stack, creates an exact duplicate of it, and leaves both items on top of the stack:

```
  TOS item1
  --------
--DUPL-->  TOS item1
  --------
```

RSUP (rotate stack up)

RSUP requires three top-of-stack items. The third from top item is "rotated up" to become the top of stack item:

```
  TOS item1
  --------
  TOS item2
  --------
  TOS item3
--RSUP-->  TOS item1
  --------
  TOS item2
  --------
```

RSDN (rotate stack down)

RSDN requires three top-of-stack items. The top item is "rotated down" to become the third from top-of-stack item:

```
  TOS item1
  --------
  TOS item2
  --------
  TOS item3
--RSDN-->  TOS item2
  --------
  TOS item3
  --------
```

Processor-State Manipulation Operators

These operators are classified as read state, set state, or read and set state functions. The operators in each class are described in the following paragraphs.

Read state operators place processor state register values on top of the stack and mark the stack state items valid. Set state operators bring values to the top of the stack and set processor state to match the values brought to the top of the stack. Read and set state operators are similar to read state operators, except that the processor state is reset at the conclusion of the operation.
**Read State Operators**

**RTFF (read true-false flip-flop)**

RTFF leaves on top of the stack the value of TFFF as a Boolean operand, True or False.

**RSNR (read SNR)**

RSNR leaves on top of the stack a 12-bit integer containing the SNR value.

**Pragmatic Notes**

RSNR is equivalent to LT8 53, RPRR

The RSNR operator has the same function as RPRR with a stack argument of 53. RSNR provides a migration path away from the use of RPRR except in limited contexts of low-level code.

**WHOI (read processor id)**

WHOI leaves on top of the stack a 3-bit integer containing the processor identification number, proc__id.

**WATI (read machine identification)**

WATI leaves on top of the stack a double-precision operand containing information about the level of implementation. It consists of the proc state (except for proc__id), formatted into the following fields:

First Word:

<table>
<thead>
<tr>
<th>Byte</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>47:32</td>
<td>unit__id or 0</td>
</tr>
<tr>
<td>15:4</td>
<td>E-mode__level</td>
</tr>
<tr>
<td>11:4</td>
<td>E-mode__features (default: 0)</td>
</tr>
<tr>
<td>7:8</td>
<td>machine__type</td>
</tr>
</tbody>
</table>

Second Word:

<table>
<thead>
<tr>
<th>Byte</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>47:4</td>
<td>page__size__indicator</td>
</tr>
<tr>
<td>43:4</td>
<td>0 (reserved)</td>
</tr>
<tr>
<td>39:40</td>
<td>microcode__version or 0</td>
</tr>
</tbody>
</table>

Implementations return zero in fields for which the defined data are not relevant.
Pragmatic Notes

Format of microcode_version is defined by software

This architecture defines microcode_version as a 40-bit value to be returned by the WATI operator by implementations that use field-loadable microcode. The content of this field is not of functional concern to operators of this architecture; it is a matter of convention between the software that creates the value (the microcode compiler) and the software that reads it (the operating system and any program to which the information is made available). The following example convention is used for A9 systems, when operating software at the mark 3.4.740 release level:

[39:08] mark_level: The "mark level" of the release (34).
[15:16] creation: The creation date, computed by means of the following equation:

\[
\text{creation} = (\text{year} - 1970) \times 1000 + \text{day}_\text{of}_\text{year}
\]

RTOD (read time of day clock)

RTOD leaves on top of the stack a 36-bit integer containing the value of the time of day clock. The range of values is \(\{0 \text{ to } 2^{36} - 1\} \) in units of 2.4 microseconds.

RPRR (read processor register)

RPRR requires one 6-bit integer stack argument; otherwise Integer Subset Exception action (aISX) is invoked. The argument is interpreted as a processor register identification (register id), and the result left on top of the stack is the value of the specified register. This result value is a k-bit integer, where k is the width of the target register.

Readable processor registers are associated with register ids that are a subset of integers in the range \(\{0 \text{ to } 63\} \). If the register id is not a valid value, an Invalid Argument Value interrupt is generated. See the table under SPRR for the valid register IDs and widths.

The value reported for the S register is the address of the top-of-stack item after the RPRR argument has been consumed.

RIPS (read internal processor state)

The RIPS operator is provided to read implementation-defined processor state. RIPS accepts a single-precision argument and leaves a single-precision value. The implementation must specify the allowable argument values, any validity checking, the form and meaning of the output values, and the semantics of the operator, including any interrupt generation.
Pragmatic Notes

Implementation-defined low-level operators

The RIPS, WIPS, REMC, and WEMC operators are defined as to opcode and stack argument/result number and type, but not semantically. They exist to facilitate access to machine state at a level of abstraction below that of the architecture functional definition. It is within the spirit of this specification for an implementation to use such operators to perform diagnostic, maintenance, initialization, or configuration functions, for example. It is contrary to that spirit to use such operators to extend the architecture functionality at the level of abstraction of this specification. RIPS is a new operator in this architecture (and the B7900).

Set State Operators

SXSN (set external sign flip-flop)

SXSN requires an operand on top of the stack; otherwise, an Invalid Stack Argument interrupt is generated. SXSN sets EXTF (external sign flip-flop) to the value of bit 46 of the top-of-stack item. The operand is left unchanged on the stack.

EEXI (enable external interrupts)

EEXI conditions the processor to respond to external interrupts and resets the processor CS Boolean to 0 (normal state). If any external interrupt is pending when EEXI is executed (in control state), an external interrupt occurs immediately following the EEXI operator, even if the immediate successor operator is DEXI.

DEXI (disable external interrupts)

DEXI conditions the processor to ignore all masked external interrupts and sets the processor CS Boolean to 1 (control state).

SINT (set interval timer)

SINT arms the interval timer and sets it from an operand on top of the stack. If the item on top-of-stack is not an 11-bit integer, Integer Subset Exception action (aISX) is invoked. Otherwise, the Interval_Timer is set to the specified value and armed.

WTOD (write time of day clock)

WTOD sets the time of day clock from an operand on top of the stack. If the item on top of the stack is not a 36-bit integer, Integer Subset Exception action (aISX) is invoked.
SPRR (set processor register)

SPRR assigns a value to a register; it requires two stack arguments. The second argument is the register id; it must be a 6-bit integer or else Integer Subset Exception action (aISX) is invoked. The top argument is the register value; it must be a k-bit integer (where k is the width of the destination register), or else Integer Subset Exception action (aISX) is invoked. If the top argument fits within the k-bit width specified in this architecture, but is too large for the container actually implemented, an Invalid Argument Value is generated; see the "Processor State" appendix. The contents of the specified register are set to the register value.

The required initial stack state is:

<table>
<thead>
<tr>
<th>register value</th>
<th>register id</th>
</tr>
</thead>
</table>

Settable processor registers are associated with register ids that are a subset of integers in the range \{0 to 63\}. If the register id is not a valid value, an Invalid Argument Value interrupt is generated.

The following table specifies the decimal register id encodings, register names, validity for RPRR and SPRR, and register widths (in bits).

<table>
<thead>
<tr>
<th>Register ID</th>
<th>Register Name</th>
<th>RPRR</th>
<th>SPRR</th>
<th>Width</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>D[0]</td>
<td>yes</td>
<td>yes</td>
<td>20</td>
</tr>
<tr>
<td>1 to LL-1</td>
<td>invalid</td>
<td>invalid</td>
<td>invalid</td>
<td></td>
</tr>
<tr>
<td>LL</td>
<td>D[LL]</td>
<td>yes</td>
<td>yes</td>
<td>20</td>
</tr>
<tr>
<td>LL + 1 to 35</td>
<td>invalid</td>
<td>invalid</td>
<td>invalid</td>
<td></td>
</tr>
<tr>
<td>36</td>
<td>LOSR</td>
<td>yes</td>
<td>yes</td>
<td>20</td>
</tr>
<tr>
<td>37</td>
<td>BOSR</td>
<td>yes</td>
<td>yes</td>
<td>20</td>
</tr>
<tr>
<td>38</td>
<td>F</td>
<td>yes</td>
<td>yes</td>
<td>20</td>
</tr>
<tr>
<td>39-51</td>
<td>invalid</td>
<td>invalid</td>
<td>invalid</td>
<td></td>
</tr>
<tr>
<td>52</td>
<td>S</td>
<td>yes</td>
<td>yes</td>
<td>20</td>
</tr>
<tr>
<td>53</td>
<td>SNR</td>
<td>yes</td>
<td>yes</td>
<td>12</td>
</tr>
<tr>
<td>54-56</td>
<td>invalid</td>
<td>invalid</td>
<td>invalid</td>
<td></td>
</tr>
<tr>
<td>57</td>
<td>(reserved)</td>
<td>invalid</td>
<td>invalid</td>
<td></td>
</tr>
<tr>
<td>58</td>
<td>ENR</td>
<td>yes</td>
<td>yes</td>
<td>0-12</td>
</tr>
</tbody>
</table>

Assignment of a value to D[LL] does not invoke immediate display update. After the assignment, access by means of a global address-couple (with lambda < LL) is undefined unless the new D[LL] value addresses a proper MSCW that links to the same immediate global activation record as did the old value.

If the register id designates S, the new register value remains in S at the completion of the SPRR operator (the arguments to SPRR are consumed before the register assignment is made).
Pragmatic Notes

Beware manipulating S

Because S is the address of the top-of-stack, expressions and assignments involving S can generate counterintuitive results. For example, a statement to increment S could be written "S := S + 1" and compiled in a straightforward way to produce the following architecture code:

```
LT8 52  % Register id for SPRR
LT8 52  % Register id for RPRR
RPRR
ONE
ADD
SPRR
```

Because the SPRR register id is already on the expression stack, RPRR returns a value one higher than the top-of-stack address prior to execution of this statement. Therefore, the net effect of the statement is to increment S by two, not one.

RUNI (indicate running)

RUNI sets the Running_Indicator.

WIPS (write internal processor state)

The WIPS operator is provided to write implementation-defined processor state. WIPS accepts two single-precision arguments and leaves no result. The implementation must specify the allowable argument values, any validity checking, and the semantics of the operator, including any interrupt generation.

Pragmatic Notes

Implementation-defined low-level operators See note under RIPS.

ZIC (zero Interrupt_Count)

The ZIC operator sets the Interrupt_Count to zero.

Read and Set State Operator

ROFF (read and reset overflow flip-flop)

ROFF leaves on top of the stack the Boolean value of OFFF (overflow flip-flop) and then unconditionally resets OFFF to false.
DATA ARRAY OPERATORS

Operators in this group perform functions on arrays specified by data descriptor stack arguments. The functions applied generally consist of sequential processing of one or more arrays of word or character elements. Termination occurs when an element length has been exhausted or when some condition is satisfied.

Data in one of the argument arrays may be modified, or the arrays may be processed in order to produce a result, or both actions may occur. Results are indicated by items left on top of the stack or by the setting of one or more processor Boolean accumulators.

Array operators typically accept IndexedDDs as arguments or accept unindexed DDs and index them. For an operator to access the data, the actual segment must be present; see Descriptor Interpretation.

Searching Operators

There are two searching operators. LLLU (linked list lookup) searches an explicitly linked list for the first element whose data component is greater than or equal to a target value, and SRCH (masked search for equal) searches an implicitly ordered list (backwards) for the first word that is bitwise equal to a target value after both the word and target value have been masked.

LLLU (linked list lookup)

LLLU processes an array as an explicitly linked list and applies the following interpretation to each word in the array (ignoring the tag):

- **LLLU_data** [47:28] - The atomic data component
- **LLLU_link** [19:20] - The link component (an index from the base of the array to the next element in the list)

LLLU requires an initial index, an unindexed unpaged copy SingleDD, and a target value on top of the stack:

```
<table>
<thead>
<tr>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>index</td>
</tr>
<tr>
<td>----------</td>
</tr>
<tr>
<td>SingleDD</td>
</tr>
<tr>
<td>----------</td>
</tr>
<tr>
<td>target value</td>
</tr>
</tbody>
</table>
```

The index and target value must be operands and are integerized with rounding if required. If either the index or the target value is not an operand or the second from top-of-stack item is not an unpaged unindexed copy SingleDD, an Invalid Stack Argument interrupt is generated. If the index or target value cannot be integerized, an Integer-Overflow interrupt is generated. If the SingleDD is not marked present, a Presence-Bit interrupt is generated. Whenever an index value is used to fetch a word from the list, if it is not in the range \{0 to DD.length - 1\}, an Invalid Index interrupt is generated.

The initial index is applied to the SingleDD, and the first word of the list is fetched. Starting with that word, LLLU applies the following iterative loop.
If the link component equals zero, a single _integer - 1 is left on top of the stack to signal failure.
If the link is non-zero and the data component is greater than or equal to the absolute value of the
target value, the operator terminates; otherwise the link value becomes the new index and the iteration
is repeated. If termination occurs in the first iteration, the initial index is returned on the stack as a
20-bit integer. If termination occurs on a subsequent iteration, the index used on the previous iteration
is returned as a 20-bit integer.

Pragmatic Notes

LLLU Pragmatics

For convenient use of the operator, the list should be constructed so that the potential targets are found
in the second through the penultimate elements; then the stack result is the index of the element whose
link points to the target element. If the target inequality is satisfied on the first element, the result
is ambiguous, there being no prior element. If the target inequality is satisfied on the last (link = 0)
element, the failure result is returned.

SRCH (masked search for equal)

SRCH scans an array called the "domain" (an actual segment), from an indexed starting point back
towards the base, for a word that matches a target value in selected bits. Any or all of the 52 bits
(word and tag) may be matched. The result is a single _integer: the index of the matching word, or
-1 if the search fails.

SRCH requires three arguments on top of the stack: the search domain (a SingleDD), the mask, and
the target value:

```
<table>
<thead>
<tr>
<th>domain</th>
</tr>
</thead>
<tbody>
<tr>
<td>mask</td>
</tr>
<tr>
<td>target value</td>
</tr>
</tbody>
</table>
```

The domain argument must be an IndexedSingleDD or an unpaged unindexed copy SingleDD; other­
wise an Invalid Stack Argument interrupt is generated.

If the domain is an unindexed descriptor with non-zero length, it is indexed by its length - 1 to form
an IndexedSingleDD. If it is an unindexed DD with zero length, no search occurs and the failure result
(-1) is left on the stack.

Both the mask and target value are bit vectors of length 52. The target value is logically ANDed with
the mask before it is used for comparison. The second word of any double-precision target value or
mask is ignored.

The word referenced by the IndexedSingleDD is logically ANDed with the mask and compared to the
(masked) target value. If a matching word is found, its index is left on the stack as the SRCH result.
If there is no match and the actual segment index is non-zero, the index is decremented by one and
the search continues. If there is no match and the index is zero, the actual segment is exhausted: the
failure result is left on the stack.

If the actual segment is a page, the SRCH result index is relative to the page, not the array (virtual­segment).
**Pointer Operators**

Pointer operators deal with sequences of word or character elements in data arrays. There are pointer operators for scanning, transferring, comparing, and editing the element sequences in various ways; various operators deal with only a source or a destination sequence, with both a source and a destination sequence, or with two source sequences. Sequential processing terminates when an element length is exhausted or, in some cases, when a condition is satisfied before the length is exhausted. Some pointer operators, called enter-edit operators, serve to invoke one or more instances of another class of pointer operators, called edit-mode operators.

Typical pointer operators require initial stack arguments that specify the length, the source element sequence, and the destination element sequence. A source element sequence can be contained in an operand or referenced by an indexed data descriptor; a destination sequence is always referenced by an indexed data descriptor. A source or destination descriptor defines the first element of the target sequence.

Some operators (pack, input convert, string isolate) read a source and generate a result operand on the stack; these stack results are not defined to be destinations.

The term "pointer operator" reflects the fact that the source or destination descriptor is usually a Pointer (indexed character descriptor). In fact, indexed word descriptors are also acceptable, although they are usually coerced to Pointers.

If an EBCDIC (or hex) Pointer has a char_index value outside the range {0 to 5} (or {0 to 11}), an Invalid Argument Value interrupt is generated.

For transfer-words operations, the tag of each source word is transferred to the destination. For all other pointer operations, the tag of each destination word is preserved.

**element_size conventions**

The element size for either the source or destination sequence can be specified by the element_size in the Pointers, inferred by default, or fixed by the operator. Only the translate operator can manipulate source and destination sequences of different element sizes. The word-transfer operators always operate on single words, but accept indexed descriptors of any valid element_size. The unpack operators require a source operand and treat it as hex.

For all pointer operators except word-transfer, the following element-size adjustments are made: If there are both source and destination arguments, and only one is a Pointer, the element_size of the Pointer is applied to the other argument. If there is no Pointer argument, then any source or destination is assumed to be EBCDIC. When a character element_size is applied to a source or destination word descriptor, that argument effectively becomes a Pointer; if the index is greater than 2**16−1, an Invalid Index interrupt is generated.

For word-transfer operators, the element_size specified in the source and destination descriptors is unaltered, but the operation deals with single words. If a Pointer is used as source or destination, and the char_index is non-zero, the descriptor is adjusted by setting char_index to zero and incrementing word_index; if the resulting word_index exceeds 2**16−1, an Invalid Index interrupt is generated.

For all pointer operators except word-transfer and translate, an Invalid Stack Argument interrupt is generated if the source and destination arguments are both Pointers and the element_size values are not equal.
Length Argument

When a pointer operator is invoked in initial state, the specifications in the following paragraphs apply. If a pointer operator is resumed in restart state, the length argument must be a 20-bit integer, or else the action is undefined. (In some restart situations, a length of zero is significant.)

The length argument must be an operand; otherwise an Invalid Stack Argument interrupt is generated. It is integerized with rounding if required. If it cannot be integerized, an Integer-Overflow interrupt is generated. If the integer value exceeds $2^{20} - 1$, an Invalid Argument Value interrupt is generated.

A negative length value is equivalent to zero. If length $\leq 0$, all pointer operators terminate without accessing any source element or transferring any destination element; no Paged Array interrupt is generated; service or error interrupts based upon the other arguments may be generated or not, at implementation option. (The enter-single-edit operators do not themselves terminate for zero-length input; rather, any edit operators that require a length do so.)

A Paged Array interrupt is not generated after the length has been exhausted, or by compare-delete operators after a mismatch has been detected, or by scan or conditional transfer operators after a source character has failed to satisfy the condition.

Source Argument

The source argument must be an operand or an IndexedDD of any valid element_size; otherwise an Invalid Stack Argument interrupt is generated.

A source operand is interpreted according to element_size conventions defined above as an EBCDIC sequence of 6 (or 12) characters or a hex sequence of 12 (or 24) characters, for a single-or double-precision operand, respectively. The operand is logically concatenated with itself as required to form an indefinite length sequence.

Except for word transfer overwrite, all pointer operations generate a Paged Array interrupt if an odd-tagged word is read by means of a source pointer.

Short-Source Operators

The string-isolate, pack, and input-convert operators are special in that the source sequence is short (never more than 25 characters) and the result is left on the stack as an operand rather than being moved to a destination sequence. Some of these operators interpret one character or one zone field as a sign.

If a short-source operator is executed in initial state and then generates a Paged Array interrupt after the sign or any data character has been read, the RCW.rs bit is set to 1 and the stack is updated to the restart configuration: the updated length, the updated source and the partial result are put on the stack. The length is above the source; the relative position and form of the partial result are implementation-defined. The effect of resuming the operator in restart state is undefined if the content or top-of-stack position of the partial-result item has been altered.

It is never necessary to set RCW.rs to 1 when the Paged Array interrupt is generated while attempting to fetch the first character in the source sequence. For operators that interpret the first character as a sign, it is necessary that RCW.rs = 0 when the interrupt occurs fetching the first character.
Because the source character sequences for these operators are short, so the operation can legitimately cross only one page boundary, and because these operators have no destination that might be subject to enlargement, it is not necessary to have a repeat resumption condition when the operator is begun in restart state (having already encountered one page boundary). The stack configuration and resumption condition is implementation-defined if a short-source operator is executed in restart state and then generates a Paged Array interrupt.

Destination Argument

The destination argument must be an IndexedDD of any valid element_size; otherwise an Invalid Stack Argument interrupt is generated.

Except for word transfer overwrite, all pointer operations generate a Paged Array interrupt if either a read or write access is attempted to an odd-tagged destination word.

An operator is said to "require a destination" if a destination stack argument is specified, except for the Enter Single Edit operators; these operators "require a destination" if the subsequent edit operator is a move, insert, or end-float operator.

If a destination pointer is marked read_only, operators that require a destination generate a Memory Protect interrupt; the interrupt is optional if the initial length = 0.

Source1 and Source2 Arguments

The compare operators process two sources, rather than a source and a destination. Source2 and Source1 are treated as defined above for Source and Destination, respectively; the compare operators are said not to "require a destination".

Overlapping Source and Destination

A source and destination are said to overlap if both arguments are IndexedDDs into the same segment and the displacement (index difference) between them is less than the effective length (number of elements transferred).

The effect of an overlapped unconditional word or character-transfer depends upon the direction and magnitude of the displacement. In the following, D represents the displacement expressed as destination element index minus the corresponding source element index. L represents the transfer length. N is 0, 8, or 16 for word, 8-bit, or 4-bit elements, respectively.

\[
\begin{align*}
D & \leq -L: \quad \text{No overlap} \\
-L & < D \leq 0: \quad \text{Destination sequence overwrites } L+D \text{ source elements.} \\
0 & < D < N: \quad \text{Destination and source contents are undefined.} \\
N & \leq D < L: \quad \text{D source elements are repeated throughout destination.} \\
L & \leq D: \quad \text{No overlap}
\end{align*}
\]

Conditional (character-relational or set-membership) transfer operators are subject to the same constraints as unconditional transfers, but note that when D > 0 the only opportunity for conditional termination is within the first D elements. L in the foregoing specification is the number of elements actually transferred.
For translate involving 4-bit characters, the displacement d is reckoned in 4-bit characters from the initial source to the initial destination. For translation of L characters, the overlap cases and effects are as follows (where /2 indicates halving with truncation):

4-to 4-bit: \(-L < d \leq 0\): \(L + d\) source elements overwritten  
0 < d < L: Undefined

4-to 8-bit: \(-2L < d \leq 1 - L\): \(\max(L,2L + D)\) source elements overwritten  
1 - L < d < L: Undefined

8-to 4-bit: \(-L < d < 0\): \((L + d + 1)/2\) source elements overwritten  
0 < d < L: Source sequence overwritten  
L < d < 2L: Undefined

8-to 8-bit: \(-L < D \leq 0\): \(L + D\) source elements overwritten  
0 < D < L: Undefined

For edit operators, the source and destination overlap if \(-Ld < D < Ls\), where \(Ld\) and \(Ls\) are the destination and source length, respectively. (Note that for data-transferring edit operators, \(Ld \geq Ls\).) The result of overlapped editing is undefined if \(0 > Ls - Ld\). For a table-edit sequence, each group of consecutive edit operators (other than skips) is to be considered a unit for the application of this test. Overlap considerations do not apply directly to skip operators, but skip operators in an edit-table change the initial pointer displacements for subsequent operators, so one operator's destination element might become another operator's source element.

Pragmatic Notes

Overlap Pragmatics

For conditional and unconditional transfer operators, the three overlap cases are:

- Destination first: move the data "down" (toward lower addresses)
- Destination equals source: effective no-op
- Source first: "smear" destination with repetitions of the source

Smearing occurs when destination elements become subsequent source elements; smearing works for word transfers or for character transfers beyond a minimum displacement, but not for the translate or edit operators.

Translation differs from simple transfer in that the transferred characters are modified (so smearing is not defined), and the source and destination element sizes may differ. Except for translate in place to the same or smaller element size, overlapping translate operations must be performed with great care.

Edit operators also can modify the transferred characters, and can transfer more characters to the destination than from the source. Overlapping edit operations is recommended only for simple editing in place, as in using MINS to suppress leading zeros.
Update Of Pointer-Operator Arguments

Most pointer operators occur in both "delete" and "update" variations. The "delete" forms consume all of their stack arguments and do not leave updated results on the stack (although they may leave other results on the stack). The "update" forms leave on top of the stack an updated reference(s) to the source and destination (if applicable), and the length (if termination is possible before the length is exhausted). (The SISO and SHOW operators have only a delete form; the TRNS and EXPU operators have only an update form.)

A pointer operator can be interrupted (for example, at a page boundary); in which case the length, source, and destination are updated to the point of the interrupt. Both update and delete operators are subject to such interruption; the stack arguments are configured for resuming the operator (in initial or restart state, depending upon the situation).

An updated length result is a 20-bit integer indicating the number of elements remaining to be processed at termination or interrupt. It is produced by update operators that may terminate before the length is exhausted, or by operators that are interrupted and can be resumed. If the initial length is negative, the updated length is zero.

An updated source operand is the original operand circularly rotated left such that the left-justified element is the next element that would have been processed if termination or interrupt had not occurred.

A source or destination descriptor is updated as an indexed descriptor that references the next source or destination element that would have been processed had termination or interrupt not occurred. The updated descriptor reflects any adjustments made according to the element_size conventions defined above: Word-transfer operators may adjust the char_index and word_index values; all other operators change any indexed word descriptor into a Pointer.

If the initial length ≤ 0 for an update operator, or if update is caused by an interrupt prior to transfer of any data, the input arguments left on the stack may or may not be modified. For example, a length < 0 may have been replaced by 0, and element_size changes may have been effected.

The field-width limits in a descriptor are $2^{16} - 1$ for the word_index field in a Pointer and $2^{20} - 1$ for the index field in an indexed word descriptor. If the word index value to be updated into a descriptor exceeds the limit, an Invalid Index interrupt is generated. If the update was being done to report another interrupt, the Invalid Index is reported instead. An implementation may generate the interrupt at any point in the sequence processing where the word index would exceed the limit.
**Unconditional Character-Transfer Operators**

Unconditional character-transfer operators transfer hex or EBCDIC characters from the source to the destination. The number of characters transferred is specified by the length. TFFF is left in an undefined state.

The required initial stack state is:

```
  Length
  Source
  Destination
```

The following operator leaves no results on the stack:

TUND (transfer characters unconditional delete)

The following operator leaves the updated source on top of the stack and the updated destination second from top of the stack:

TUNU (transfer characters unconditional update)

**Character-Relational Operators**

Character-relational operators sequentially apply a relational comparison of each source character to a delimiter character supplied by a stack argument until the length is exhausted or a relation fails. TFFF indicates the cause of termination: it is reset to 0 if a relation fails and set to 1 if the length is exhausted (all source characters satisfy the relation).

The delimiter argument must be a single-precision operand; otherwise an Invalid Stack Argument interrupt is generated. It is interpreted as a single right-justified character (EBCDIC or hex according to the effective element size of the source); all bits in the delimiter word except those in the delimiter character itself are ignored.

The binary value of each source character is compared to the binary value of the delimiter character. The operator names specify the relation of source character to delimiter that must hold for the operation to continue. For example, the SLSU operator scans across source characters less than the delimiter.
**Scan Operators**

Character-relational scan operators sequentially compare each source character to the delimiter character as defined above.

The required initial stack state is:

<table>
<thead>
<tr>
<th>Delimiter</th>
<th>Length</th>
<th>Source</th>
</tr>
</thead>
</table>

The following operators leave no results on the stack:

- SGTD (scan while greater delete)
- SGED (scan while greater than or equal delete)
- SEQD (scan while equal delete)
- SNED (scan while not equal delete)
- SLED (scan while less than or equal delete)
- SLSD (scan while less than delete)

The following operators leave the updated length on top of the stack and the updated source second from top of the stack:

- SGTU (scan while greater update)
- SGEU (scan while greater than or equal update)
- SEQU (scan while equal update)
- SNEU (scan while not equal update)
- SLEU (scan while less than or equal update)
- SLSU (scan while less than update)
Transfer Operators

Character-relational transfer operators sequentially compare each source character to the delimiter character as defined above. Each source character that satisfies the relation is transferred to the destination sequence.

The required initial stack state is:

<table>
<thead>
<tr>
<th>Delimiter</th>
<th>Length</th>
<th>Source</th>
<th>Destination</th>
</tr>
</thead>
</table>

The following operators leave no results on the stack:

- TGTD (transfer while greater delete)
- TGED (transfer while greater than or equal delete)
- TEQD (transfer while equal delete)
- TNED (transfer while not equal delete)
- TLED (transfer while less than or equal delete)
- TLSD (transfer while less than delete)

The following operators leave the updated length on top of the stack, the updated source second from top of the stack, and the updated destination third from top of the stack:

- TGTU (transfer while greater update)
- TGEU (transfer while greater than or equal update)
- TEQU (transfer while equal update)
- TNEU (transfer while not equal update)
- TLEU (transfer while less than or equal update) TLSU (transfer while less than update)
Character-Sequence Compare Operators

Character-sequence compare operators apply a relational comparison of the source1 sequence to the source2 sequence. TFFF is set to 1 if the relation is satisfied and reset to 0 if the relation fails.

The required initial stack state is:

<table>
<thead>
<tr>
<th>Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>Source2</td>
</tr>
<tr>
<td>Source1</td>
</tr>
</tbody>
</table>

The binary values of each corresponding source1 and source2 character are compared. The two sequences are equal if and only if each source1 character is equal to the corresponding source2 character for the specified length (or the initial length is zero). Source1 is strictly less (greater) than source2 if and only if for the first (left-most) pair of unequal characters, the source1 character is strictly less (greater) than the source2 character.

The following operators terminate when the actual relation is determined. No result is left on the stack.

- CGTD (compare characters greater delete)
- CGED (compare characters greater than or equal delete)
- CEQD (compare characters equal delete)
- CNED (compare characters not equal delete)
- CLED (compare characters less than or equal delete)
- CLSD (compare characters less than delete)

The following operators terminate only when the length is exhausted. If a Paged Array interrupt is taken after the relation (TFFF state) has been determined, RCW.rs is set to 1, so that TFFF is not modified when the operator is resumed. They leave the updated source on top of the stack and the updated destination second from top of the stack. The updated Pointers reference the first character after the end of the sequence as determined by the length:

- CGTU (compare characters greater update)
- CGEU (compare characters greater than or equal update)
- CEQU (compare characters equal update)
- CNEU (compare characters not equal update)
- CLEU (compare characters less than or equal update)
- CLSU (compare characters less than update)
Character Set-Membership Operators

Character set-membership operators test source characters for membership in a character set supplied by a stack argument. The relations applied consist of inclusion and exclusion, and source characters are sequentially tested until the relation fails or the length is exhausted. TFFF indicates the cause of termination: it is reset to 0 if a relation fails and set to 1 if the length is exhausted (all source characters satisfy the membership criterion).

The character set argument must be an IndexedSingleDD; otherwise an Invalid Stack Argument interrupt is generated. This IndexedSingleDD locates the first word of the character set. The actual segment addressed by the IndexedSingleDD must be long enough to contain the referenced word and, for EBCDIC source, the next seven words. This requirement is not directly enforced, but if an odd-tagged word is encountered in the set table, a Memory Protect interrupt is generated.

The character set is interpreted as a bit vector indexed by the source character. If the selected bit is 1, the character is included in the set; otherwise it is excluded from the set. The bit is located by the address equation:

\[
\text{Mem}[\text{set address} + \text{set index} + \text{WordIndex}(c)] \cdot \text{[BitIndex}(c):1]
\]

WordIndex and BitIndex are computed from the binary representation of the source character (c) as follows:

- EBCDIC #WordIndex value of 3 high-order bits
- #BitIndex 31  = (value of 5 low-order bits)
- hex #WordIndex 0
- #BitIndex 31  = (4 bit value)

In the following operator names, the relation "while source included in set" is called "while true", and "while excluded from set" is called "while false".

Scan Operators

Character set-membership scan operators apply the sequential membership test of each source character to the character set as defined above.

The required initial stack state is:

```
<table>
<thead>
<tr>
<th>Character set</th>
</tr>
</thead>
<tbody>
<tr>
<td>Length</td>
</tr>
<tr>
<td>Source</td>
</tr>
</tbody>
</table>
```

The following operators leave no results on the stack:

- SWTD (scan while true delete)
- SWFD (scan while false delete)

The following operators leave the updated length on top of the stack and the updated source second from top of the stack:

- SWTU (scan while true update)
- SWFU (scan while false update)
Transfer Operators

Character set-membership transfer operators apply the sequential membership test of each source character to the character set as defined above. Each source character that satisfies the membership criterion is transferred to the destination sequence.

The required initial stack state is:

<table>
<thead>
<tr>
<th>Character set</th>
<th>Length</th>
<th>Source</th>
<th>Destination</th>
</tr>
</thead>
</table>

The following operators leave no results on the stack:

- TWTD (transfer while true delete)
- TWFD (transfer while false delete)

The following operators leave the updated length on top of the stack, the updated source second from top of the stack, and the updated destination third from the top of the stack:

- TWTU (transfer while true update)
- TWFU (transfer while false update)

Character-Sequence Extraction Operator

SISO (string isolate)

SISO extracts a character sequence from the source, creates an operand containing the extracted sequence right-justified with leading zero-fill (if required), and leaves the operand on top of the stack. The length specifies the number of characters in the extracted sequence.

The required initial stack state is:

<table>
<thead>
<tr>
<th>Length</th>
<th>Source</th>
</tr>
</thead>
</table>

The result may be a single-or double-precision operand depending on the length and the source character type. If the source is EBCDIC, the result is single for length ≤ 6 and double for {7 to 12}. If the source is hex, the result is single for length ≤ 12 and double for {13 to 24}. An Invalid Argument Value interrupt is generated if the source is EBCDIC and length > 12 or if the source is hex and length > 24.
Character Translate Operator

TRNS (translate)

TRNS sequentially accesses characters from the source sequence, maps each character into a specified character set, and stores the translated character into the destination sequence. The character set mapping is indicated by a translate table argument.

The required initial stack state is:

<table>
<thead>
<tr>
<th>Translate table</th>
<th>Length</th>
<th>Source</th>
<th>Destination</th>
</tr>
</thead>
</table>

The translate table must be an IndexedSingleDD; otherwise an Invalid Stack Argument interrupt is generated. This IndexedSingleDD locates the first word of the translate table. The actual segment addressed by the IndexedSingleDD must be long enough to contain the referenced word and the next 3 or 63 words for a hex or EBCDIC source, respectively. This requirement is not directly enforced, but if an odd-tagged word is encountered in the translate table, a Memory Protect interrupt is generated.

The translate table is interpreted as an array of words, each containing 4 right-justified 8 bit characters. It is indexed by the source character, and the selected 8 bit character is stored into an EBCDIC destination, or the 4 low-order bits of the character are stored into a hex destination. The character is located by the address equation:

\[ \text{Mem}[\text{table. address} + \text{table. index} + \text{WordIndex(c)}]. \text{[FieldIndex(c):8]} \]

WordIndex and FieldIndex are computed from the binary representation of the source character (c) as follows:

- **EBCDIC**
  - \( \text{WordIndex} = \text{value of 6 high-order bits} \)
  - \( \text{FieldIndex} = 31 - 8*(\text{value of 2 low order bits}) \)

- **hex**
  - \( \text{WordIndex} = \text{value of 2 high-order bits} \)
  - \( \text{FieldIndex} = 31 - 8*(\text{value of 2 low order bits}) \)

TRNS leaves the updated source on top of the stack and the updated destination second from top of the stack.
Decimal-Character-Sequence Operators

Decimal-character-sequence operators interpret hex or EBCDIC sequences as decimal sequences, and provide conversion functions among various decimal representations. (Hex-sequence representations of decimal data are often called Binary Coded Decimal, BCD.)

A decimal digit is represented as a four-bit binary integer in the range \{0 to 9\}; a digit sequence is an unsigned sequence of decimal digits. (A value in the range \{hex"A" to hex"F"\} is a "nondigit".) Digit sequences can be represented as operand values or in hex or EBCDIC character sequences.

In an operand, a sequence of \(n\) digits is represented as a sequence of adjacent 4-bit fields, right-or left-justified according to the operator. Up to 12 or 24 digits can be contained in a single-or double-precision operand, respectively; the second word of a double holds the low-order digits.

The hex representation of a digit sequence is as a hex sequence of the corresponding digit values. The EBCDIC representation of a digit sequence is as an EBCDIC sequence in which the numeric field (low-order four bits) of each character contains a digit value. The high-order four bits are called the zone field; zone fields are significant in some operators, but they do not form part of the digit sequence.

A signed decimal integer is represented as a digit sequence and a sign value. Hex"D" represents a negative sign; any other 4-bit value represents a positive sign. The sign may be placed at either the left (high-order) or right (low-order) end of the sequence. A signed sequence of \(n\) digits is represented in hex as a sequence of \(n+1\) characters; the sign is the leftmost or rightmost character. A signed \(n\)-digit sequence is represented in EBCDIC as a sequence of \(n\) characters; the sign occupies the zone field of the leftmost or rightmost character. (Operand decimal sequences are always unsigned; EXTF can be used to hold the sign.)

There are three groups of decimal digit-sequence pointer operators. (See also the arithmetic operators BCD and DBCD, which produce a digit sequence from a binary integer.) The pack operators transform a hex or EBCDIC source sequence into a right-justified operand digit sequence. The unpack operators transform a left-justified operand digit sequence into a hex or EBCDIC destination sequence. The input-convert operators are similar to pack, but the integer value of the source sequence is transformed to binary representation.

Two pairs of operators, PACD/PACU and ICVD/ICVU, treat a hex source sequence as either unsigned or left-signed, depending upon the value of the first character: a nondigit value is taken as a sign; a digit value is taken as a digit. The sign is not counted in the length.

Pragmatic Notes

"Old" and "new" decimal-sequence operators

The operators PACD, PACU, UABD, UABU, USND, USNU, ICVD, and ICVU are a set of "old" operators (introduced on the B6500). The operators PKUD, PKLD, PKRD, UPUD, UPUU, UPLD, UPLU, UPRD, UPRU, ICUD, ICLD, and ICRD constitute a set of "new" operators. UPUD and UPUU are UABD and UABU renamed; the others were introduced into this architecture. The new operators provide a complete set of unambiguously unsigned, left-signed and right-signed options. The old operators provide only left hex sign and right EBCDIC zone sign, and the PACx and ICVx operators are data-driven with respect to the presence or absence of a sign character in a hex sequence.
Pack Operators

Pack operators perform a conversion from the source EBCDIC or hex decimal sequence to a decimal operand containing the corresponding digit sequence right-justified with leading zero-fill. The operand is left as a result on the stack. Nondigits in a hex source sequence (other than a sign character) or in the numeric field of an EBCDIC source sequence are transferred unmodified to the operand sequence.

The required initial stack state is:

<table>
<thead>
<tr>
<th>Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>Source</td>
</tr>
</tbody>
</table>

The result is a single-precision operand if length ≤ 12 and double-precision for {13 to 24}. If length > 24, an Invalid Argument Value interrupt is generated.

The following operators leave the decimal result on top of the stack.

- PKUD (pack unsigned delete)
- PKLD (pack left-signed delete)
- PKRD (pack right-signed delete)
- PACD (pack delete)

The following operator leaves the updated source on top of the stack and the decimal result second from top of the stack.

- PACU (pack update)

PKUD leaves EXTF and TFFF in undefined states. All other pack operators set both EXTF and TFFF: true = negative and false = positive or unsigned; if the length argument is ≤ 0, EXTF and TFFF are reset (false).

If length > 0 and the source is hex and there is a sign, the number of characters read from a hex sequence is one greater than the length value; a sign is always present for PKLD and PKRD; and never present for PKUD; a sign is present for PACx when the leftmost hex character is a nondigit. If length ≤ 0, no source characters are read and the digit-sequence result is zero.

Following are the sign locations for these operators:

- PKUD: none
- PKLD, EBCDIC: zone of leftmost character
- PKLD, hex: leftmost character
- PKRD, EBCDIC: zone of rightmost character
- PKRD, hex: rightmost character
- PACx, EBCDIC: zone of rightmost character
- PACx, hex: leftmost character if nondigit, else none
If the PKRD operator is resumed in restart state with a hex source, the operator continues even if length = 0 (in which case the sign character is yet to be fetched). If a left-signed operator is resumed in restart state, the sign has already been determined; this concern applies to PACD or PACU with a hex source and to PKLD with any source.

**Unpack Operators**

Unpack operators interpret the source operand as a left-justified digit sequence and store the corresponding hex or EBCDIC decimal sequence into the destination. Nondigits in the operand sequence are transferred unmodified to the hex characters or the numeric field of the EBCDIC characters in the destination sequence.

The required initial stack state is:

```
<table>
<thead>
<tr>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Length</td>
</tr>
<tr>
<td>-------------------</td>
</tr>
<tr>
<td>Source operand</td>
</tr>
<tr>
<td>-------------------</td>
</tr>
<tr>
<td>Destination</td>
</tr>
</tbody>
</table>
```

The element_size convention for unpack is that the source operand is unconditionally treated as hex; if the destination is an IndexedWordDD, it is changed to an EBCDIC Pointer. If the source is not an operand, an Invalid Stack Argument interrupt is generated. If length > 24, an Invalid Argument Value interrupt is generated.

**Unpack-Unsigned Operators**

Unpack-unsigned operators store the destination decimal sequence without sign. For an EBCDIC destination, the zone field of each character is set to hex"F". For a hex destination, the digit sequence is stored with no sign character.

The following operator leaves no results on the stack:

```
UPUD (unpack unsigned delete)
```

The following operator leaves the updated source operand on top of the stack and the updated destination second from top of the stack:

```
UPUU (unpack unsigned update)
```
Unpack-Signed Operators

Unpack-signed operators store the destination decimal sequence with a sign; the sign is determined by EXTF (external sign flip-flop), where true = negative and false = positive.

Hex "C" and "D" are used as the positive and negative sign characters respectively. For an EBCDIC destination, the sign is inserted into the zone field of the rightmost or leftmost character, depending upon the operator, and all other zone fields are set to hex"F". For a hex destination and length > 0, the sign is inserted as the leftmost or rightmost character, depending upon the operator; length + 1 hex characters are transmitted to the destination sequence. If length ≤ 0, no characters are transmitted to the destination. The operator mnemonics and names are listed below with the location of the sign for hex and EBCDIC sequences.

If a Paged Array interrupt is generated after the sign is inserted, by a USNx operator with a hex destination or by a UPLx operator, the RCW.rs bit is set to 1. When resumed in restart state, these operators ignore the sign (becoming, in effect, an unpack-unsigned operator.)

If a Paged Array interrupt is generated by a UPRx operator in attempting to store the sign character into a hex destination, the RCW.rs bit is set and the length argument is updated to zero. When resumed in restart state with a length = 0 and a hex destination, these operators proceed to store the sign. These operators do not require the use of restart state except for the hex length = 0 case.

The following operators leave no results on the stack:

<table>
<thead>
<tr>
<th>HEX</th>
<th>EBCDIC</th>
</tr>
</thead>
<tbody>
<tr>
<td>UPLD (unpack left-signed delete)</td>
<td>left</td>
</tr>
<tr>
<td>UPRD (unpack right-signed delete)</td>
<td>right</td>
</tr>
<tr>
<td>USND (unpack signed delete)</td>
<td>left</td>
</tr>
</tbody>
</table>

The following operators leave the updated source operand on top of the stack and the updated destination second from top of the stack:

<table>
<thead>
<tr>
<th>HEX</th>
<th>EBCDIC</th>
</tr>
</thead>
<tbody>
<tr>
<td>UPLU (unpack left-signed update)</td>
<td>left</td>
</tr>
<tr>
<td>UPRU (unpack right-signed update)</td>
<td>right</td>
</tr>
<tr>
<td>USNU (unpack signed update)</td>
<td>left</td>
</tr>
</tbody>
</table>
**Input-Convert Operators**

Input-convert operators perform a conversion from the source EBCDIC or hex decimal sequence to a numeric operand containing the signed integer value of the corresponding digit sequence. The operand is left as a result on the stack. TFFF and EXTF are left in undefined states.

The required initial stack state is:

```
+--------+-------+
| Length | Source |
+--------+-------+
```

If the length > 23, an Invalid Argument Value interrupt is generated. If the integer absolute value of the source decimal sequence is less than $8^{13}$, a single_integer is produced; otherwise a double_integer is produced.

The following operators leave the integer result on top of the stack.

- **ICUD** (input convert unsigned delete)
- **ICLD** (input convert left-signed delete)
- **ICRD** (input convert right-signed delete)
- **ICVD** (input convert delete)

The following operator leaves the updated source on top of the stack and the integer result second from top of the stack.

- **ICVU** (input convert update)

If length > 0 and the source is hex and there is a sign, the number of characters read from a hex sequence is one greater than the length value. A sign is always present for ICLD, ICRD, and never present for ICUD; a sign is present for ICVx when the leftmost hexadecimal character is a nondigit. If length ≤ 0, no source characters are read and the binary integer result is positive zero.

The sign locations for these operators are the same as for the corresponding pack operators:

- **ICUD**: none
- **ICLD, EBCDIC**: zone of leftmost character
- **ICLD, hex**: leftmost character
- **ICRD, EBCDIC**: zone of rightmost character
- **ICRD, hex**: rightmost character
- **ICVx, EBCDIC**: zone of rightmost character
- **ICVx, hex**: leftmost character if nondigit, else none

If any character in the source decimal sequence is not a decimal digit (see Decimal character-sequence operators), the result value is undefined, except that a sequence of all hex "F" characters is equivalent to a sequence of nines.

If the ICRD operator is resumed in restart state with a hex source, the operator continues even if length = 0 (in which case the sign character is yet to be fetched). If a left-signed operator is resumed in restart state, the sign has already been determined; this concern applies to ICVD or ICVU with a hex source and to ICLD with any source.
**Word-Transfer Operators**

Word-transfer operators transfer word elements from the source to the destination. The number of words is specified by the length. Source tags are transferred.

The required initial stack state is:

```
<table>
<thead>
<tr>
<th>Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>Source</td>
</tr>
<tr>
<td>Destination</td>
</tr>
</tbody>
</table>
```

A source operand is interpreted as a word or pair of words logically concatenated with itself indefinitely.

Source and destination Pointers, if not already word-aligned, are advanced to the next word boundary (see element-size conventions under Pointer Operations).

**Word-Transfer-Protected Operators**

A word transfer operation is performed as defined above.

The following operator leaves no results on the stack:

TWSD (transfer words delete)

The following operator leaves the updated source on top of the stack and the updated destination second from top of the stack:

TWSU (transfer words update)

**Word-Transfer-Overwrite Operators**

A word-transfer operation is performed as defined above. Source words are transferred to the destination regardless of tag value (a Paged Array interrupt cannot occur).

The following operator leaves no results on the stack:

TWOD (transfer words overwrite delete)

The following operator leaves the updated source on top of the stack and the updated destination second from top of the stack:

TWOU (transfer words overwrite update)
**Primitive Display Operator**

SHOW (primitive display)

The SHOW operator displays a sequence of characters on an external device (subject to implementation restrictions) without using the normal input/output system. SHOW requires two arguments, length (on top) and source. If the source is a descriptor, it must be an EBCDIC Pointer or an IndexedWordDD (which is coerced to an EBCDIC pointer); a hex pointer causes an Invalid Stack Argument interrupt to be generated.

The operator causes min(length,implementation bound) characters to be transmitted from the source to a visible display; any excess characters are ignored.

An upper bound on length is implementation-defined; acceptable values are 0 or \( \geq 24 \). Any implementation that has no display mechanism will define the bound as zero; the SHOW operator can then be implemented as equivalent to DLET twice (any type checking on the arguments is then optional).

The SHOW source must be entirely contained within one actual segment. If an odd-tagged source word is encountered, a Memory Protect interrupt is generated.

A display of any length, including zero, entirely removes any prior message. Each display persists until replaced by a subsequent display or destroyed by human action or some implementation-defined occurrence. (For example, an implementation may share display facilities between primitive display and normal Operator-Display-Terminal function, in which case ODT output can overwrite primitive output.) If separate processors simultaneously attempt primitive displays on a multiprocessor system, the effect is undefined. (At implementation option, there may be separate or shared display facilities.)

The characters to be displayed are represented in EBCDIC. The following 44 characters, plus space, must be displayed with recognizable graphics:

\[
\text{ABCDEFGHIJKLMNOPQRSTUVWXYZ 0123456789 },.\text{I} + - = 0
\]

The display of any other EBCDIC non-control character is implementation-dependent. The effect of EBCDIC control characters is undefined.

**Pragmatic Notes**

SHOW operator is for low-level code

The SHOW operator is applicable to very low-level code, such as bootstraps, operating-system initialization, and diagnostic procedures. Depending upon the implementation, the SHOW operator may be quite slow; it is not intended for routine use on a running system. (It is, of course, fast enough to avoid Loop Timer interrupts.) The SHOW source may not include a page boundary.

**Edit Operators**

Edit-mode operators can be considered sub-operators invoked by a special class of pointer operators, the enter-edit operators. Most edit operators process source or destination characters sequentially until a length is exhausted.
Enter-Edit Operators

There are two modes in which edit operators are executed; each is initiated by an "enter edit" operator. The enter edit operator provides the source and destination. It may specify update, which causes a reference to the destination and source (if applicable) to be left on top of the stack at termination of edit-mode.

Table edit-mode

A sequence of edit operators is executed until terminated by ENDE (end edit). Each acts on the source and destination supplied by the table enter edit operator, and length is a parameter for each edit operator requiring it. If update is specified, the updated source and destination are left on the stack by ENDE.

Each edit operator that uses the source/destination updates it internally at termination, so that a group of edit operators may sequentially process source/destination characters. Character-skip operators may advance or back up the source/destination to alter the normal sequential processing.

Single edit-mode

A single edit operator acts on the source and destination supplied by the enter single edit operator. Length is also supplied as a stack argument at entry, whether or not it is required by the edit operator. If update is specified, the updated source and destination are left on the stack at termination of the edit operator.

If a particular operator does not use the source or the destination argument, any tests on the argument type are optional for that operator for the unused argument(s). An unused argument may be modified by update action; for example, an IndexedWordDD may be changed to a Pointer.

All enter-edit operators except EXPU set FLTF = 0 when executed in initial state; all leave FLTF unchanged when resumed in restart state.

Enter-Table-Edit Operators

Enter-table-edit operators supply the source and destination sequences, and a reference to the sequence, or table, of edit operators to be executed. Each edit operator acts on the source or destination supplied at entry, and length is a parameter for each edit operator requiring it.

The required initial stack state is:

```
+----------+----------+----------+
| Edit Table | Source   | Destination |
+----------+----------+----------+
```
If the edit-table argument is not an IndexedDD, an Invalid Stack Argument interrupt is generated. The data descriptor is interpreted as usual, except that the element_size field is ignored and the index field is subdivided as follows:

- [39: 1]  zero  
  esI  [38: 3]  Edit table syllable index of the first edit operator  
  [35: 3]  zero  
  ewi  [32:13]  Edit table word index of the word containing the first edit operator

If field [39:1] or [35:3] is non-zero, the results are undefined. If the esi field is not in the range {0 to 5}, an Invalid Argument Value interrupt is generated. If the descriptor is not an indexed DD, an Invalid Stack Argument interrupt is generated. Otherwise, edit operators (and their parameters) are fetched from the edit-table, starting from the esi syllable of the ewi word, until completion of an ENDE (end edit) operator. The normal code stream is then resumed with the operator following the enter table-edit operator.

If execution is attempted of an edit-table word that does not have a tag of zero, an Invalid Program Word interrupt is generated. If an ENDE is not encountered before the table array page is exhausted, the odd-tagged word that is required to follow the page causes an Invalid Program Word interrupt.

In the case of a Paged Array interrupt, an operator executed in table-edit-mode must invoke restart action if the FLTF state is true or if the operator has traversed one or more characters or if the interrupt occurred transferring data to the destination. To invoke restart action, the operator sets RCW.rs to 1 and updates the stack to the restart configuration of the enter-table-edit operator: the updated length is on the stack in addition to the the updated table descriptor, updated source pointer, and the updated destination pointer. The updated length is either the topmost or the second argument, as specified by the implementation. The length argument (as a 20-bit integer) must always be present in restart state; otherwise the result is undefined. If the interrupted operator has no length parameter, the length argument value is 1. the updated table descriptor points to the edit operator that generated the interrupt. (Once an enter-table-edit operator has been resumed in restart state, any subsequent interruption and resumption of the operation of that same edit operator must use restart state.)

If the edit-table word index to be updated into a descriptor exceeds $2^{13} - 1$, an Invalid Index interrupt is generated. If the update was being done to report another interrupt, the Invalid Index is reported instead. An implementation may generate the interrupt at any point in the sequence processing when table code is being executed from a word whose index exceeds the limit.

For the following operator, the edit-mode terminator ENDE leaves no results on the stack:

**TEED (table enter edit delete)**

For the following operator, the edit-mode terminator ENDE leaves the updated source on top of the stack and the updated destination second from top of the stack:

**TEEU (table enter edit update)**
Pragmatic Notes

Table-edit restart

It may be simplest always to use restart mode for a page boundary interrupt in a table-edit sequence. Restart state is required in three cases:

1. The interrupted edit operator has transferred one or more characters, so the updated length in a stack argument must be used instead of the code parameter.
2. The FLTF state is 1, so FLTF must not be reset upon resuming the operator.
3. The interrupt occurred transferring data to the destination, so the length is required as either the top or second argument (as specified by the ODL_subtype field in the interrupt ID parameter). The length argument indicates to software the amount by which the destination segment must be extended to complete the edit operator. If an interrupt occurs on an edit operator that lacks a length parameter (INSG, INOP, ENDF), the effective length is 1.

Enter-Single-Edit Operators

EXSU (execute single edit operator update)
EXSD (execute single edit operator delete)
EXPU (execute single edit operator, single pointer update)

Enter-single-edit operators supply the destination sequence, (sometimes) the source sequence, and the length for the edit operator that follows it in the code-stream. Each argument must be on the stack and must meet type restrictions, although it may not be required by the edit operator.

All edit operators requiring length terminate immediately if it is zero.

The EXSD and EXSU operators require length, source, and destination on top of the stack:

```
<table>
<thead>
<tr>
<th>Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>Source</td>
</tr>
<tr>
<td>Destination</td>
</tr>
</tbody>
</table>
```

For EXSD, the subsequent edit operator leaves no results on the stack.

For EXSU, the subsequent edit operator leaves the updated source on top of the stack and the updated destination second from top of the stack.

In the case of a Paged Array interrupt, any operator executed by EXSD or EXSU sets RCW.rs to 1 if FLTF = 1. If an EXSx operator is resumed in restart state, any subsequent interruption and resumption of the same operation must use restart state.

The EXPU operator requires length and destination on top of the stack. No source is provided; if the subsequent edit operator is one that generally requires a source, an Undefined Operator interrupt is generated.

```
<table>
<thead>
<tr>
<th>Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>Destination</td>
</tr>
</tbody>
</table>
```
The element-size convention applied is that a single or double-precision destination descriptor is changed to an EBCDIC Pointer.

The subsequent edit operator leaves the updated destination Pointer on top of the stack. (No delete form of single-pointer enter edit operator is provided.)

**Edit-Mode Operators**

The following subsections define the operators that are executed in edit-mode (under the control of an enter-edit operator). (These operators are sometimes called "edit micro-operators").

**Character Skip Operators**

Character skip operators advance or back up the source or destination sequence. Length indicates the number of characters to be skipped (a negative length argument is treated as zero).

Length is a parameter for table-edit-mode only:

<table>
<thead>
<tr>
<th>Skip op</th>
<th>Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Table edit)</td>
<td>(Single edit)</td>
</tr>
</tbody>
</table>

**Skip Forward**

SFSC (skip forward source characters)
SFDC (skip forward destination characters)

Character skip forward operators advance the source or destination sequence. A source operand is circularly rotated left by length characters. A Pointer is incremented by length characters. Each word in the array from the initial to the final point is accessed, and a Paged Array interrupt is generated if a word has an odd tag. If the operator SFSC is entered by the EXPU operator, an Undefined Operator interrupt is generated.

**Skip Reverse**

SRSC (skip reverse source characters)
SRDC (skip reverse destination characters)

Character skip reverse operators back up the source or destination sequence. A source operand is circularly rotated right by length characters. A Pointer is decremented by length characters; if the resultant word_index is less than zero, a Paged Array interrupt is generated. Alternatively, each word addressed by the decrementing index (but not the initial word if the initial character index = 0) is accessed, and a Paged Array interrupt is generated if any of these words has an odd tag. If a Paged Array interrupt is generated, the updated version of the pointer that caused the fault has a word index of 0 and a character index of 0. If the operator SRSC is entered by the EXPU operator, an Undefined Operator interrupt is generated.
Character Insert Operators

Character insert operators store a character or a sequence of characters into the destination sequence, in some cases conditionally based on the value of FLTF (float flip-flop) and EXTF (external sign flip-flop). Each character is a parameter, except for a fixed sign character.

If the destination is marked read-only, a Memory Protect interrupt is generated.

Several insert operators do not allow a hex destination. Those that do store only the numeric field of a parameter character.

INSU (insert unconditional)

INSU stores a sequence composed of length repetitions of the parameter character (Char) into the destination.

Length is a parameter for table-edit-mode only:

```
<table>
<thead>
<tr>
<th>INSU</th>
<th>Length</th>
<th>Char</th>
</tr>
</thead>
</table>
```

INSC (insert conditional)

INSC stores a sequence composed of length repetitions of a selected parameter character into the destination. If FLTF = 0, ZeroChar is selected; if FLTF = 1, NonZeroChar is selected.

Length is a parameter for table-edit-mode only:

```
<table>
<thead>
<tr>
<th>INSC</th>
<th>Length</th>
<th>Zero Char</th>
<th>NonZero Char</th>
</tr>
</thead>
</table>
```

INOP (insert overpunch)

INOP stores hex"D" into the zone field of the destination character if EXTF = 1; the destination character is not altered if EXTF = 0. Note that in either case the destination Pointer is advanced 1 character. If the destination element_size is hex, an Invalid Stack Argument interrupt is generated.

INSG (insert display sign)

INSG stores MinusChar into the destination if EXTF = 1, and stores PlusChar if EXTF = 0. If the destination element_size is hex, an Invalid Stack Argument interrupt is generated.

MinusChar and PlusChar are parameters:
ENDF (end float)

If FLTF = 0, ENDF stores a selected parameter character into the destination; MinusChar is selected if EXTF = -1, and PlusChar is selected if EXTF = 0. If FLTF = 1, no character is stored, and the destination Pointer is not advanced. FLTF is unconditionally reset to zero.

MinusChar and PlusChar are parameters:

<table>
<thead>
<tr>
<th></th>
<th>Minus Char</th>
<th>Plus Char</th>
</tr>
</thead>
<tbody>
<tr>
<td>ENDF</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Character Move Operators

Character move operators transfer characters from source to destination with editing. Some move operators conditionally store into the destination a sequence of repeated parameter characters based on the value of FLTF (float flip-flop), the source character, and EXTF (external sign flip-flop).

If the operator is entered by the EXPU operator, an Undefined Operator interrupt is given.

If the destination is marked read-only, a Memory Protect interrupt is generated.

If the destination element size is hex, only the numeric field of a parameter character is stored.

MCHR (move characters)

MCHR transfers length characters from the source to the destination. Length is a parameter for table-edit-mode only:

<table>
<thead>
<tr>
<th></th>
<th>Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCHR</td>
<td>(Table edit)</td>
</tr>
<tr>
<td></td>
<td>MCHR</td>
</tr>
<tr>
<td></td>
<td>(Single edit)</td>
</tr>
</tbody>
</table>

MVNU (move numeric)

For an EBCDIC source and destination, MVNU transfers length numeric fields from the source to the destination, setting each zone field to hex "F". For a hex source and destination, MVNU transfers length hex characters (in this case MVNU is identical to MCHR).

Length is a parameter for table-edit-mode only:

<table>
<thead>
<tr>
<th></th>
<th>Length</th>
</tr>
</thead>
<tbody>
<tr>
<td>MVNU</td>
<td>(Table edit)</td>
</tr>
<tr>
<td></td>
<td>MVNU</td>
</tr>
<tr>
<td></td>
<td>(Single edit)</td>
</tr>
</tbody>
</table>
MINS (move with insert)

MINS performs a leading zero suppression function from the source to the destination for length source characters. In the following definition, the "source numeric field" is the numeric field of an EBCDIC character or the entire hex character.

While FLTF = 0 and the value of the source numeric field is zero, the ZeroChar parameter is transferred to the destination. If the value of the source numeric field is nonzero, FLTF is set to 1, and the source numeric field is transferred as described in the next paragraph.

While FLTF = 1, the source numeric field is transferred to the destination and the zone field of an EBCDIC destination character is set to hex"F".

Length is a parameter for table-edit-mode only:

<table>
<thead>
<tr>
<th>MINS</th>
<th>Length</th>
<th>Zero Char</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(Table edit)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

MFLT (move with float)

MFLT performs a signed leading zero suppression function from the source to the destination for length source characters. MFLT is functionally equivalent to MINS (move with insert) except for conditional insertion of a sign character into the destination sequence.

While FLTF = 0 and the value of the source numeric field is zero, the ZeroChar parameter is transferred to the destination.

If FLTF = 0 and the value of the source numeric field is nonzero, the PlusChar (if EXTF = 0) or the MinusChar (if EXTF = 1) is inserted in the destination sequence, FLTF is set to 1, and the source numeric field is transferred as defined for MINS.

While FLTF = 1, the source numeric field is transferred to the destination, as in MINS.

Note that the number of characters stored into the destination sequence may be length + 1. Length characters are stored only if FLTF is initially 0 and for length characters, all source numeric fields are zero, or if FLTF is initially 1.

Length is a parameter for table-edit-mode only:

<table>
<thead>
<tr>
<th>MFLT</th>
<th>Length</th>
<th>Zero Char</th>
<th>Minus Char</th>
<th>Plus Char</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(Table edit)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>MFLT</th>
<th>Zero Char</th>
<th>Minus Char</th>
<th>Plus Char</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(Single edit)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Miscellaneous Edit Operators

RSTF (reset float flip-flop)
RSTF unconditionally resets FLTF (float flip-flop) to 0.
ENDE (end edit)
ENDE terminates table-edit-mode. If update was enabled by the enter edit operator, ENDE leaves the updated source on top of the stack and the updated destination second from top of the stack.

EXTERNAL COMMUNICATION OPERATORS

CUIO (communicate with Universal I/O)
CUIO requires an Input/Output Control Block (IOCB) data descriptor on top of the stack and passes the address field of the descriptor to the Message Level Interface Port (MLIP). An IOCB descriptor must be an unpaged unindexed present copy SingleDD. The first word of the referenced IOCB array must be a single-precision operand containing an IOCB mark, hex“10CB”, in the field [47:16].

If the top-of-stack item is not a valid IOCB descriptor, an Invalid Stack Argument interrupt is generated. If the first word of the IOCB array is not a single-precision operand with a valid IOCB mark, an Invalid Argument Value interrupt is generated. Otherwise, the address field of the descriptor is transmitted to the MLIP, and CUIO terminates when the MLIP acknowledges receiving the address.

A detailed description of I/O operation is contained in the second volume of this manual (the unique System Reference Manual of a host system that uses this architecture).

SCNI/ SCNO (scan in/out)

IDLE (idle until interrupt)
IDLE loops internally until an external interrupt signal is present. At that time, it invokes the interrupt procedure and terminates. The CS flip-flop is not examined or altered. The interrupt RCW designates the operator following the IDLE.

PAUS (pause until interrupt)
PAUS loops internally until an external interrupt signal is present, at which time the operator terminates normally.

The PAUS and IDLE operators differ in that the IDLE operator causes the external interrupt to occur, regardless of control state. The interrupt occurs immediately after a PAUS if CS is false or the interrupt is not masked by CS; otherwise the interrupt remains pending.

REMC (read external memory control)

The REMC operator is provided to read implementation-defined state in devices connected to the processor. A “memory control” is typical of such a device. REMC accepts a single-precision argument and leaves a single-precision value. The implementation must specify the allowable argument values, any validity checking, the form and meaning of the output values, and the semantics of the operator, including any interrupt generation.
Pragmatic Notes

Implementation-defined low-level operators See the note under RIPS.

WEMC (write external memory control)

The WEMC operator is provided to write implementation-defined state in devices connected to the processor. A "memory control" is typical of such a device. WEMC accepts two single-precision arguments and leaves no result. The implementation must specify the allowable argument values, any validity checking, and the semantics of the operator, including any interrupt generation.

Pragmatic Notes

Implementation-defined low-level operators See note under RIPS.

MISCELLANEOUS OPERATORS

NOOP (no operation)

No action is performed.

DLAY (delay)

The DLAY operator has a one-syllable code parameter.

```
(\text{variant}) \quad \text{DLAY} \quad N
```

DLAY does nothing for \( N + 1 \) intervals of time \( T \), where \( N \) is the parameter value and \( T \) is implementation-defined. The main purpose of the DLAY operator is to occupy one processor long enough for other processor(s) to effect memory access to a shared data word; \( T \) should be chosen to suit this purpose.

The DLAY operator is not intended for accurate timings; an error of plus or minus \( \max(2,N/5)*T \) is acceptable.

Pragmatic Notes

DLAY pragmatics

In typical implementations, \( T \) should be about the duration of an operator (such as RDLK) for which access to main memory is required. On implementations that overlap execution of multiple operators, it may be desirable for DLAY to synchronize the processor so that other operators are also not accessing memory.

PUSH (push working stack onto activation record)

The PUSH operator makes all items on the expression stack addressable as part of the topmost activation record. (See also Expression Stack.)
STOP (unconditional processor halt)

STOP causes the processor execution to halt in an orderly way, so that execution can be resumed by an external action.

HALT (conditional processor halt)

If the processor Halt Boolean is false, HALT is equivalent to NOOP. If the Halt Boolean is true and the HALT operator is executed in variant-mode, the operator is equivalent to STOP. If the Halt Boolean is true and the HALT operator is executed in edit-mode, processor execution halts; the resulting processor state and the ability to continue execution are implementation-defined.

NVLD (invalid operator)

An Invalid Operator interrupt is unconditionally generated.

ASRT (assert)

The ASRT operator has a one-syllable code parameter.

\[
\begin{array}{c|c|c}
\text{(variant)} & \text{ASRT} & \text{interrupt code} \\
\end{array}
\]

The ASRT operator requires one operand on the stack; otherwise an Invalid Stack Argument interrupt is generated.

The stack argument is interpreted as a Boolean value. If it is True, no further action is taken. If it is False, a False Assertion interrupt is generated with the "interrupt code" parameter passed as an 8-bit integer as the P2 parameter.

VARI (introduce variant operator)

The VARI operator may be considered a primary operator that causes the next code syllable to be interpreted as a variant operator. The two operator syllables are tightly bound, in that no external interrupt can occur between the VARI and the introduced operator, and any RCW that designates a variant operator must point to the VARI.
SECTION 4
INTERRUPTS

GENERAL INFORMATION

An interrupt is an automatic invocation of an operating-system procedure; the mechanism is defined in Section 3 as the common action aINTE. Exit from the MCP interrupt procedure, when practical, returns execution to the interrupted code-stream.

Interrupts are divided into three classes:

- **ODI** An Operator Dependent Interrupt is invoked directly by the current operator to request an MCP service required by the operator or to report a programming or operator fault.
- **Alarm** An Alarm interrupt is triggered by hardware fault detection during operator execution.
- **External** An External interrupt is invoked between operators to report events that are independent of the executing code-stream.

Appendix C of this manual summarizes Operator Dependent Interrupts and lists operators that invoke each interrupt. In addition, Appendix C also gives the principal condition or state that causes an operator sequence to invoke each interrupt. Operator functions and sequences are defined in Section 3 of this manual.

For External interrupts, the RCW created by ENTR (and stored at the F+1 stack location) will point to the next operator in the current code-stream; for Alarm interrupts, it will point to the operator that was executing when the fault was detected. For most Operator Dependent interrupts, the RCW points to the operator that generated the interrupt. In some cases, the RCW points to the operator immediately following that which detected the interrupt, or indicates the new destination if the interrupt occurred in distributing a code-stream pointer. Note that in single edit-mode, the executing operator is considered to be the enter single edit operator, not the edit operator. Similarly, for variant-mode operators, the RCW points at the VARI operator.

**Interrupt Parameters**

Information passed to the MCP interrupt procedure is contained in two parameter items in the stack. The first is a single-precision operand interpreted as an interrupt identification literal (ID). The second item, called the P2 parameter, varies according to the nature of the interrupt.

**Interrupt ID Parameter**

The first interrupt parameter is the single-precision interrupt identification literal (ID parameter). Figures 4-1 through 4-3 show the different formats of this interrupt parameter word. For all interrupts, the int_class field (ID[26:3]) indicates the class of interrupt with values \{1 = Operator Dependent, 2 = Alarm, 4 = External\}. Note that \{0,3,5,6,7\} are invalid.
E-mode_bit [28: 1] Constant value 1
int_class [26: 3] Binary 001: Operator Dependent
hetero [23: 4] Reserved for use by heterogeneous systems
valid_state [19: 1] (1: valid; 0: invalid)
P2_double [18: 1] (0: P2.tag value was retained, 1: P2.tag was 2)
this_op [17: 1] (0: code-stream pointer advanced or moved, 1: RCW → interrupted operator)
ODI_subtype [15: 4] Qualifiers for particular ODI interrupts
ODI_type [11:12] ODI type number

Figure 4-1. P-1 Operator Dependent Interrupt (ODI) ID Parameter Format
E-mode_bit [28: 1] Constant value 1
int_class [26: 3] Binary 010: Alarm
hetero [23: 4] Reserved for use by heterogeneous systems
valid_state [19: 1] (1: valid; 0: invalid)
P2_double [18: 1] (0: P2.tag value was retained,
                      1: P2.tag was 2)
this_op [17: 1] (0: code-stream pointer advanced or moved,
                    1: RCW -> interrupted operator)
invalid_addr [ 4: 1] 1 = Invalid Address
mem_error [ 3: 1] 1 = Uncorrectable Memory Error
hardware_error [ 1: 1] 1 = Hardware Error
loop_timer [ 0: 1] 1 = Loop Timer

Figure 4-2. P-1 Alarm Interrupt ID Parameter Format
<table>
<thead>
<tr>
<th>Parameter</th>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E-mode_bit</td>
<td>[28: 1]</td>
<td>Constant value 1</td>
</tr>
<tr>
<td>int_class</td>
<td>[26: 3]</td>
<td>Binary 100: External</td>
</tr>
<tr>
<td>hetero</td>
<td>[23: 4]</td>
<td>Reserved for use by heterogeneous systems</td>
</tr>
<tr>
<td>valid_state</td>
<td>[19: 1]</td>
<td>(1: valid)</td>
</tr>
<tr>
<td>P2_double</td>
<td>[18: 1]</td>
<td>(0: P2.tag value was retained)</td>
</tr>
<tr>
<td>this_op</td>
<td>[17: 1]</td>
<td>(0: code-stream pointer advanced or moved)</td>
</tr>
<tr>
<td>run_timeout</td>
<td>[ 4: 1]</td>
<td>1 = Running Timeout</td>
</tr>
<tr>
<td>unmasked_attn</td>
<td>[ 3: 1]</td>
<td>1 = Unmasked Attention</td>
</tr>
<tr>
<td>IO</td>
<td>[ 2: 1]</td>
<td>1 = I/O Finished</td>
</tr>
<tr>
<td>attn</td>
<td>[ 1: 1]</td>
<td>1 = Attention</td>
</tr>
<tr>
<td>int_timer</td>
<td>[ 0: 1]</td>
<td>1 = Interval Timer</td>
</tr>
</tbody>
</table>

Figure 4-3. P-1 External Interrupt ID Parameter Format
Fields in [47:32] are common to the interrupt ID for all interrupt classes and are defined below. Fields in [15:16] depend on the int_class value and are defined in Section 1 for each class of interrupts.

Interrupt ID (tag = 0)

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Bits</th>
<th>Meaning or Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>E-mode_bit</td>
<td>[47:19]</td>
<td>Reserved for future use</td>
</tr>
<tr>
<td>int_class</td>
<td>[15:16]</td>
<td>Constant value 1</td>
</tr>
<tr>
<td>hetero</td>
<td>[26:3]</td>
<td>1 = Operator Dependent</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2 = Alarm</td>
</tr>
<tr>
<td></td>
<td></td>
<td>4 = External</td>
</tr>
<tr>
<td>valid_state</td>
<td>[19:1]</td>
<td>Indicates validity of state for re-entry to the code-stream (1: valid; 0: invalid)</td>
</tr>
<tr>
<td>P2_double</td>
<td>[18:1]</td>
<td>If 1, the P2 parameter is a single-precision first word of an item. If 0, the tag of the P2 parameter correctly indicates its type.</td>
</tr>
<tr>
<td>this_op</td>
<td>[17:1]</td>
<td>If 1, the RCW points to the interrupted operator. If 0, the code-stream pointer has been advanced or moved.</td>
</tr>
<tr>
<td></td>
<td>[16:1]</td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td>[15:16]</td>
<td>Dependent on int_class</td>
</tr>
</tbody>
</table>

The E-mode_bit serves to distinguish interrupts on this architecture from those of preceding implementations that may share software. (If the E-mode_bit is 1, the processor is capable of executing the WATI operator.)

If valid_state = 1, the global system state and the top-of-stack configuration are proper for initiation of the operator referenced by the interrupt RCW. If valid_state = 0, the global system state or the top-of-stack configuration may not be consistent; the operating system may not EXIT back to the interrupted environment. In this case the state of the stack immediately below the interrupt MSCW is implementation-defined.

If this_op = 1, the interrupt RCW references the operator that was interrupted. (If that operator was a variant operator, the RCW points to the VARI; if it was an edit-mode operator, the RCW points to the TEED, TEEU, EXSD, EXSU or EXPU operator.) If this_op = 0, the RCW records a code-stream pointer that has been advanced or moved. If the interrupt is Operator Dependent or an Alarm, it was generated (or enabled) by or during the previous operator execution. That operator may not be the physical predecessor in the code-segment; it may have been a branch or subroutine operator that moved the code-stream pointer.

ID.P2_double is used to indicate that the P2 parameter had a tag = 2. (See Interrupt P2 Parameter in this section.)
The couple (valid_state,this_op) is subject to the following interpretations:

(0,0) The interrupted code-stream may not be resumed; the interrupt was generated by a prior operator or between operators, not by the operator addressed by the RCW.

(0,1) The interrupted code-stream may not be resumed; the RCW addresses the operator that was interrupted.

(1,0) The code-stream may be resumed with the operator referenced by the RCW, which did not generate the interrupt. The interrupt may have been generated between operators (external), or by the previous operator (operator-dependent), which has consumed its stack inputs, produced its normal stack outputs, and effected its normal changes on system state.

(1,1) The code-stream may be resumed at the operator that was interrupted. (RCW.rs is 0 or 1, depending on the stack configuration for initial or restart state at the beginning sequence of the operator.)

Resumption Conditions

The triple (ID.valid_state,ID.this_op,RCW.rs) defines the "resumption condition" for an interrupt. Frequently specified resumption conditions have names, as follows (x means "either 0 or 1 as implementation-defined"):

(0,x,x) Defunct
(1,0,0) Continue
(1,1,x) Repeat-IR
(1,1,0) Repeat-Initial
(1,1,1) Repeat-Restart

The term Continue-Next is used as an abbreviation for the specification that the resumption condition is Continue and the interrupt RCW references the operator that follows the interrupted operator in the code-segment. The Continue-Next condition is not uniquely encoded, but can be inferred when Continue condition is reported for particular interrupt types.

Repeat-IR specifies "either Repeat-Initial or Repeat-Restart as implementation-defined". The term is used when Restart is not required, but may be used at implementation option.

The resumption condition is specified for each interrupt. The specification may be applied to the entire class, to an interrupt type, or to a particular instance of interrupt generation.

NOTE

The specification of a Repeat-Initial condition means the state is consistent with re-entering the operator "at the top," not that the operator inputs are unchanged. For example, a reference-evaluation operator may have consumed part of a reference chain, or a pointer operator may have performed part of its function and updated its arguments.
Pragmatic Notes

Valid-state permits operator retry action

For operator-dependent error interrupts and alarm interrupts, the valid-state bit informs the MCP whether operator retry is feasible. In general, the extent to which operators may be retried depends on the implementation. The specification requires that valid-state be 0 unless retry is proper; it usually does not specify which error situations may permit retry.

One practical implementation technique is to define a “retry” bit that is set true at the beginning of each operator and set false whenever an operator changes state in any way that invalidates retry; error interrupt generation then transcribes "retry" to ID.valid_state.

P2 parameter

The second interrupt parameter, the P2 parameter, varies according to the specific interrupt type. For a given interrupt it may be an item of fixed or varying type, or it may contain no information.

Interrupts involving descriptors often present special concerns for P2. The phrase “P2 is a copy of the descriptor” is used to mean that if a DD is encountered, aCPY action is used to fetch a copy DD as P2; this situation is typical of an interrupt generated by an operator that is attempting to fetch a word from memory and interpret it as a descriptor. For Presence Bit interrupts generated in code-stream pointer distribution, P2 is an aCPY copy of the absent CSD; this is the only context in which a copy CSD occurs. In some error reports, a descriptor may occur in memory or on the stack simply as a word type not recognized in the context; in such cases an unchanged duplicate of an original descriptor may be reported as P2.

Whenever the item to be reported as P2 is double-precision (tag = 2), the first word of the item is reported with tag —0 and P2_double = 1 is reported in the ID parameter. (Correct software operation requires that the interrupt mechanism pass a fixed number of parameter words to the interrupt procedure, so a double-precision tag in P2 is suppressed.)

Interrupt Definition, in this section, specifies interpretation individually for all interrupts in which P2 is meaningful. Where the P2 parameter contains no information, it is not explicitly specified.

Superhalt

A superhalt condition exists when the processor cannot continue to process operators, either in the current code-stream or by interrupting to another code-stream. When a superhalt condition exists, the processor halts in a state from which normal continuation is not possible.

Superhalt conditions can be generated internally by implementation (a microprocessor failure), by an operator (that is, when MVST encounters an interruptable condition during the interval that the processor has no stack environment), or by detection of an interrupt loop.

An interrupt loop is detected by means of the Interrupt_Count register value. The register is incremented by one at the beginning of interrupt entry; if it is incremented from 3, a superhalt condition exists. The Interrupt_Count register is not automatically decremented; it can be set to zero by the ZIC operator. (An interrupt loop could arise if, for example, the ENTR operator invoked by the interrupt entry sequence itself generated an interrupt and the ENTR invoked by that interrupt generated an interrupt, ad infinitum.)
INTERRUPT DEFINITION

Operator Dependent Interrupts

Operator Dependent Interrupts are invoked directly by the current operator to request an MCP service required by the operator or to report a programming or operator fault.

The Operator Dependent ID parameter identifies the type of interrupt, and indicates by the valid_state and this_op bits the status of the code-stream pointer in the interrupt RCW (see Resumption Condition). Operator Dependent ID (int_class = 1).

<table>
<thead>
<tr>
<th>ODI_subtype</th>
<th>[15: 4]</th>
<th>The subtype of Operator Dependent Interrupt, defined as required for each value of ODI_type.</th>
</tr>
</thead>
<tbody>
<tr>
<td>ODI_type</td>
<td>[11:12]</td>
<td>The type of Operator Dependent Interrupt, where 0 = Presence Bit S 1 = Paged Array SE</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[12:1] 1: page referenced by P2 was being written</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[13:1] 1: length is word count 0: length is character count</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[14:1] 1: length is at F-2 0: length is at F-1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[15:1] 1: operator was skip reverse</td>
</tr>
<tr>
<td></td>
<td></td>
<td>([14:2] is valid only if [12:1] = 1)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2 = Stack-Overflow Se 3 = Invalid Operator Es 4 = Undefined Operator Es</td>
</tr>
<tr>
<td></td>
<td></td>
<td>5 = Invalid Stack Argument E 6 = Invalid Argument Value E 7 = Invalid Code Parameter E</td>
</tr>
<tr>
<td></td>
<td></td>
<td>8 = Invalid Reference E 9 = Invalid Reference Chain Es</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[12:1] = 1: operator was ENTR 10 = Invalid Index Es 11 = Memory Protect E</td>
</tr>
<tr>
<td></td>
<td></td>
<td>12 = Divide by Zero E# 13 = Exponent-Underflow Ew# 14 = Exponent-Overflow E#</td>
</tr>
<tr>
<td></td>
<td></td>
<td>15 = Integer-Overflow E# 16 = Stack-Underflow E</td>
</tr>
<tr>
<td></td>
<td></td>
<td>17 = &lt;&lt; unused &gt;&gt; 18 = Stack Structure Error E 19 = Code Segment Error E</td>
</tr>
<tr>
<td></td>
<td></td>
<td>20 = Invalid Program Word E 21 = &lt;&lt; unused &gt;&gt; 22 = Invalid Object E</td>
</tr>
</tbody>
</table>
Values of specific ODI_subtype bits are defined for specific ODI_type cases; when not specified, ODI_subtype values are undefined.

Operator Dependent Interrupts are defined in two classes: those that (usually) request an MCP service, and those that (usually) report error conditions arising from programming or operator faults. The next two subsections define these classes.

Pragmatic Notes

ODI Classification

As a suffix to the ODI_type definition, the table above shows the classification of each interrupt, according to the following legend. In general, interrupts classified as "E" have implementation-defined resumption conditions and cannot, therefore, be treated as service requests. The other interrupts generally have resumption conditions specified in this architecture. Most "E#" and "Ew#" cases have Continue-Next specifications, with the operator result on the stack, but that result is reasonable only in the "Ew#" case.

S: Service
Se: Service, sometimes treated as error
SE: Service by definition, but likely to be Error
E: Error
Es: Error, but capable of being interpreted as Service
E#: Error: numeric result is out of range and unusable
Ew#: Error warning: numeric result is out of range but usable

When an operator reports several interrupts, there is generally no requirement that one interrupt take precedence, other than that imposed by the operator function. When processing actions are functionally sequential, interrupts generated by the earlier take precedence; otherwise, interrupts generated by any part of the operator may be reported. (For example, if some item B is meaningful only when item A is interpreted in a particular way, an error in that interpretation of A must take precedence over an error detected in B.) If a conditional action of the operator is not performed, interrupts that might have been generated by it are not required. (For example, if the interpretation of A is such that B is not significant, then any errors that might have been detected in B need not be reported.)

Pragmatic Notes

ODI_subtype provides operator context

ODI_subtype values are defined for certain ODI_type values to allow software to determine the interrupt context without the need to locate the interrupted operator by evaluation of the RCW code-stream pointer.
MCP Service

The interrupts defined in this section usually constitute requests for an MCP service that is an extension of the hardware operators. In some situations, especially limiting cases, no service can be provided and the interrupt must be treated as an error.

Presence Bit

A Presence Bit interrupt is used by operators to gain access to a data array or program code-segment that is not present in memory. A data array (or a stack) is accessed through a DD. A program code-segment is accessed through a CSD. A Presence Bit interrupt is generated when access is required under the following conditions:

Access is required through use of an original DD that is absent (DD.present = 0 and DD.copy = 0). An absent copy DD is treated as a reference to the original. If DD.present = 0 and DD.copy = 1, Mem[DD.address] is accessed; the Presence Bit interrupt occurs only if that original DD is absent. (If no original DD is found, an Invalid Object interrupt is generated, rather than the Presence Bit interrupt.)

Access to code is required by means of an absent CSD (CSD.present = 0).

NOTE
A Presence Bit interrupt is not generated if the descriptor is an absent copy, but the associated original descriptor is present. In that case, the address field of the associated original is used to make the required access.

In the case of an access through a data descriptor, including a stack descriptor, the P2 parameter is a copy of the DD. The resumption condition is Repeat: after the segment has been made present and the original DD changed, an exit from the interrupt procedure will repeat the operator that generated the interrupt.

In the case of an access through a code-segment descriptor, the P2 parameter is a copy of the CSD. The resumption condition is Continue and the interrupt RCW contains the new code-stream pointer. After the code-segment has been made present and the original CSD changed, an exit from the interrupt procedure will complete the enter, exit, or dynamic branch into the intended code-segment.

Paged Array

A Paged Array interrupt is used by pointer operators to indicate an attempted access beyond the end of the array or page. Pointer operators that access a data array sequentially rely on the following assumptions:

1. The elements of an array page are operands.
2. The words directly before and after an array page have odd tags.

Pointer operators generally perform sequential processing of data arrays. A Paged Array interrupt is generated by these operators when an odd-tagged item is read from an array or a store is attempted into an array word containing an odd-tagged item. If the MCP determines that the odd-tagged word marks the end of the virtual array, an error condition exists, and the operator can be resumed only if the MCP enlarges the segment and modifies the descriptors accordingly. If the odd-tagged word marks the end of an actual segment (array page) but not the end of the virtual-segment, the MCP can adjust the pointer on the stack and return from the interrupt procedure to resume the operator on the next page of the array.
For operators traversing the sequence in the forward direction, bit-15 in the ODI_subtype field of the interrupt parameter is 0, and P2 is an IndexedDD denoting the first character where access was attempted within a word with an odd tag; normally, this is the first character outside the actual segment. For skip reverse operators, bit-15 in ID.ODI subtype is 1 and P2 is normally an IndexedDD with index 0, denoting the beginning of the actual segment in which the skip occurred; if an odd-tag word occurs within the segment, the index of P2 is implementation-dependent. The MCP is required to replace the first copy of the same IndexedDD below the interrupt MSCW by an IndexedDD correctly referencing the next array element.

Three bits in ODI_subtype indicate whether the descriptor in P2 is the destination of a transfer, whether the transfer is in words or characters, and the location of the updated length argument; Bits 13 and 14 are significant only if bit 12 = 1. A fourth bit indicates the direction of traversal of the character sequence.

- [12:1] Transfer destination indicator
  - 0: P2 is source pointer or operator does not transfer data;
  - 1: P2 is destination pointer and operator transfers data.
- [13:1] Element size indicator (0: characters; 1: words)
- [14:1] Length position indicator (0: in Mem[F-1];
- [15:1] Direction indicator (0: forward; 1: reverse)

The resumption condition for Paged Array interrupt is specified in Appendix C; it is usually a form of Repeat.

**Pragmatic Notes**

ODI_subtype supports destination expansion

ODI_subtype bit 12 is defined for Paged Array interrupt so that software can recognize attempted data transfer past the segment end. Software has the option of expanding the segment and resuming the interrupted operator. The amount of expansion required to complete the operation can be determined from the updated length, the P2 element_size, and the indicator in ODI_subtype bit 13. The stack location of the updated length is indicated in bit 14.

**Binding Request**

A Binding Request interrupt is generated when a reference chain evaluation (for any operator but EVAL) produces a DD with element_size = 7. The interrupt is also generated when an indexing operator encounters a copy DD with element_size = 7 as a Descriptor Indication.

The requested service is to replace the original DD with an appropriate item according to software convention. (If the DD is an absent original, all fields but present, copy, and element_size are subject to software interpretation.)

The P2 parameter is a copy of that descriptor. (If that descriptor is an original DD, the copy is created by aCPY action). If the interrupted operator is ENTR, bit 12 of the interrupt ID parameter is set to 1.

The resumption condition is Repeat-Initial or Repeat-Restart according to whether the interrupted operator began in initial or restart state.
Stack Overflow

Stack-Overflow indicates that a push onto the expression stack has caused the stack size to equal its limit. The interrupt is a request to the MCP to extend the array in memory for the stack. All operators may be resumed subsequent to MCP Stack-Overflow processing, under the assumption that the stack size has been extended.

One of the following conditions must be present to restart or retry an operation that encounters a Stack-Overflow interrupt:

1. The operator must complete before generating the interrupt. In this case the resumption condition is Continue.
2. The operator must detect any possible stack overflow before altering its inputs or any permanent state. In this case, the operator may be retried, and the resumption condition is Repeat.

Resumption condition specifications for either of these two interrupt situations is implementation-dependent, within the constraints listed.

While classified as an Operator Dependent Interrupt, Stack-Overflow is not necessarily reported by an operator that causes growth in the number of words on the expression stack. Because the Stack-Overflow condition may be defined in terms of memory words, and because a processor may retain some top-of-stack words in local state, the Stack-Overflow condition may be detected when words that are already formally on the expression stack are moved from local state to memory. Note, too, that an operator can pop a word from the expression stack, causing S to be decremented to LOSR-1, and then push a result onto the stack; thus, an operator with no more stack results than arguments can generate a Stack-Overflow interrupt.

Block Exit

The EXIT and RETN operators generate a Block Exit interrupt when an attempt is made to deallocate an activation record that has RCW.block_exit = 1.

The resumption condition is Repeat-Initial.

Locking and Unlocking

The Locking and Unlocking interrupts are generated by the LOK and UNLK operators, respectively, when operating-system service is required to resolve an interlock contention. P2 contains a reference (SIRW or IndexedSingleDD) to the interlock.

The resumption condition is Continue-Next.

Error Reporting

This set of interrupts reports error conditions arising from programming, compiler or operator faults. (In some cases, the MCP may take corrective measures or otherwise remove the error situation and resume the code-stream, in which case the interrupt was effectively a service request. Such action is possible, of course, only with Repeat and Continue resumption conditions, when ID.valid_state = 1.)

Some error reporting interrupts are "optional." That is, some valid implementations of this specification may not check for these error conditions. On such an implementation, the results of an operation producing an undetected error condition are undefined. Appendix C indicates which error conditions are optional.
Pragmatic Notes

Optional checks

The principles upon which some checks are made optional are these:

1. Given a correct implementation of operating system and user-language compiler, there is no way to verify that the check is or is not made.
2. The likelihood of a devastating failure being avoided by including the check is deemed small.

A compelling reason for omitting a consistency check is that some optimization has made it unnecessary for the relevant state to be accessed. In other cases, an implementation can be made faster by ignoring some checks on state that are unlikely to be wrong or innocuous if wrong. The general recommendation is that an implementation include as many checks as practical, especially tag checks on any words that must be accessed anyway.

Invalid Operator

An Invalid Operator interrupt is unconditionally generated by execution of NVLD (invalid operator). No other operator generates this interrupt.

The resumption condition is Repeat-Initial.

Undefined Operator

An Undefined Operator interrupt is generated due to the attempted execution of an operator whose encoding is not valid in the context. Valid operator encodings are found in Appendixes A and B. Primary and Variant encodings are expected in the normal succession of operators in the code-stream, whether accessed sequentially or subsequent to branch or subroutine operators. Edit encodings are expected in the code-stream following an enter single-edit operator or in a table designated by an enter table-edit operator; edit operators requiring a destination are undefined following the \texttt{EXPU} operator. Only a NAMC operator is defined following a MKSN operator.

If an edit operator was expected, the resumption condition is Defunct-Here: the RCW points to the enter-edit operator, and for table edit, the table pointer is updated to point to the offending codeword. If an operator other than NAMC follows MKSN (and the implementation enforces the restriction), the resumption condition is Defunct; it is implementation-defined whether the RCW points to the MKSN, or to the next operator in the code-stream sequence.

Otherwise, the resumption condition is Continue-Next, and P2 is an operand containing the following information:

\begin{verbatim}
[47:39]  zero
[ 8:1]  1 if a variant operator was expected
[ 7:8]  The unrecognized operator syllable
\end{verbatim}

Invalid Stack Argument

An Invalid Stack Argument interrupt indicates an invalid initial stack state for an operator. This interrupt is generated by any operator that places data type restrictions on its dynamic stack arguments if one or more items on top of the stack do not have the required type(s). Argument type restrictions are in terms of data types defined in Supported Data Types, of this section, according to tag value and, in some cases, additional type bits within the word.
For all Invalid Stack Argument interrupts, the stack item that violates type restriction is the P2 parameter. If two or more items are of incorrect type, only one is the P2 parameter. If the incorrect item is double-precision, the first word is given as a single-precision P2 parameter operand, and ID.P2_double = 1. If the incorrect item is an original DD, it is given as P2 without modification.

The resumption conditions are implementation-defined.

Invalid Argument Value

An Invalid Argument Value interrupt indicates that the data type of a dynamic stack argument is correct, but its value is not within a valid range. This interrupt is generated if an operand argument (interpreted as an integer) produces an invalid value, or if a field of a structured data type item has an undefined or invalid value.

The stack item having an invalid value is the P2 parameter. If that item is double-precision, its first word is given as a single-precision P2 parameter operand, and ID.P2_double = 1.

The resumption conditions are implementation-defined.

Invalid Code Parameter

An Invalid Code Parameter interrupt indicates that a code-stream parameter has an invalid value. This interrupt is generated if a parameter is interpreted as an integer and produces a value greater than the maximum valid value, or if the value of the parameter does not meet other constraints imposed by the operator. The invalid value is given as the P2 parameter in the form of a single_integer.

The resumption conditions are implementation-defined.

Invalid Reference

An Invalid Reference interrupt indicates an attempted evaluation of an invalid address-couple reference to an item in the current addressing environment. This interrupt is generated during evaluation of a NIRW or an address-couple parameter under the following conditions:

1. The Lambda (lexical level) component is greater than LL (the lexical level at which the processor is running).
2. For Lambda = LL, the address of the referenced stack location is greater than the top-of-stack address.

If the invalid reference is a NIRW, the NIRW is given as the P2 parameter. If the invalid reference is an address-couple parameter, the P2 parameter is a single-precision operand whose low-order field is the address-couple. A fixed-fence address-couple is transferred to P2 without modification; a variable-fence address-couple may be given as P2 without modification or, after translation to fixed-fence format, as defined by the implementation.

The resumption conditions are implementation-defined.

Invalid Reference Chain

An Invalid Reference chain interrupt indicates that a reference evaluation produced an unexpected result. This interrupt is generated by operators that evaluate reference chains, when the evaluation of an address-couple parameter, NIRW, SIRW, or IndexedWordDD produces an item that is neither a valid reference in the chain nor a valid target item that terminates the chain. The definitions of valid reference chains and valid target items vary according to operator function.
The invalid reference evaluation result is the P2 parameter. If that item is a double-precision operand, the first word is passed as a single-precision operand with ID.P2_double = 1. If that item is a DD, the P2 value is a copy fetched by aCPY action. (The reference evaluation result is never the initial reference; an incorrect initial reference causes an Invalid Reference or Invalid Stack Argument interrupt.) If the interrupted operator is ENTR, bit 12 of the interrupt ID parameter is set to 1.

The resumption conditions are Repeat-Restart if the operator began in restart state, or Repeat-IR otherwise. When the initial-or restart-state specification of the operator requires an initial reference to the chain in question, a valid reference is left on the stack; this may be the original reference (unless PCW evaluation has occurred) or one of its successors.

Pragmatic Notes

Restart states for Invalid Reference Chain interrupts

Typically, an invalid reference chain is detected when some valid reference (in the operator context) points to some item that is not valid. The last valid reference is left on the stack as the argument to resume the operator, and the erroneous item is the P2 parameter. The typical resumption condition is Repeat-Initial. If the reference chain did not include a PCW (accidental entry), it is also permissible to leave the initial reference as the resumption stack argument. In the particular case that the initial reference is part of the operator (a VALC operator for instance), the choices are to use Repeat-Initial and restart the chain from the beginning, or to use Repeat-Restart and provide the reference argument on the stack. (Of course, if a PCW has already been evaluated, the Repeat-Restart condition must be used; this is an example of "once in restart, always in restart."

Pragmatic Notes

Interrupts related to reference evaluation

The Invalid Reference Chain interrupt is generated in situations in which a reference does not point to a valid item. It is generated only by operators that evaluate potential reference chains. When the chaining rules for such an operator are violated, there are three possible interpretations from a programmers viewpoint, but these are not generally distinguishable by the processor:

The unexpected item was an improper next reference in the chain.
The unexpected item was an improper final target.
The unexpected item was the accidental target of a valid-appearing, but misdirected reference.

The first possibility can be excluded in any context that does not permit reference chaining. In these cases, the Invalid Object interrupt is generated (although the third possibility still exists).

If an initial reference is unacceptable as to type, an Invalid Stack Argument interrupt is generated. Address-couple initial references are also subject to Invalid Reference interrupts.

If PCW evaluation invokes an accidental-entry procedure that returns an unsatisfactory value, the resumed operator produces an Invalid Stack Argument, rather than an Invalid Reference Chain interrupt. This situation is the same as that of an invalid initial reference for the restarted operator.

If the invalid reference evaluation result in an Invalid Reference Chain situation is a DD with element_size = 7, a Binding Request interrupt is generated instead.
Invalid Object

An Invalid Object interrupt is generated if a single reference (rather than a reference chain) evaluation is to be performed and the target object does not satisfy the operator requirements.

The interrupt is also generated in certain special cases:

A double-precision operand is to be fetched, but the second word has an incorrect tag.

The stack-vector descriptor is not an unpaged, original SingleDD.

The operand type to be stored (single-or double-precision) does not fit the target.

A stack descriptor is not an unpaged, unindexed Single DD.

The address field of an absent copy DD does not designate an original DD.

The invalid object word is the P2 parameter. If that word has a tag of 2, it is passed as a single-precision operand with ID.P2_double = 1. If that word is a DD, the P2 value is a copy fetched by aCPY action.

The resumption conditions are implementation-defined.

Invalid Index

An Invalid Index interrupt is generated if an integer value used to index an array of elements is not within a valid index range for that array. Invalid Index conditions may exist for indexing data descriptors, code-segment descriptors, the stack-vector descriptor, or (by the OCRX operator) linear indexing functions. Invalid Index interrupts can also be generated when an index value exceeds the field width in a descriptor. The P2 parameter varies depending on the type of array and form of index, as noted in the following cases:

Data Descriptor (DD)

Invalid Index is generated when indexing an unindexed DD if the index value is not in the range {0 to DD.length-1} or if, in indexing an unpaged DD or updating an indexed DD, the computed word index is not in the range {0 to 2**W - 1} (where W is 20 for IndexedWordDDs, 16 for pointers, and 13 for edit table operators). Indexing operators pass a copy of the unindexed DD as the P2 parameter. Pointer operators pass a copy of the IndexedDD as the P2 parameter, with the word index field containing the computed index modulo 2**W.

Code Segment Descriptor (CSD)

Invalid Index is generated by branching operators if the program-word index component is not in the range {0 to CSD.seg_length-1}. If the new code-stream pointer is specified by a PCW (dynamic branches, ENTR), the PCW is passed as the P2 parameter. If branching within the current code-segment is indicated by a top-of-stack operand (dynamic branches), P2 is the operand, and if indicated by a parameter (static branches), P2 is a single-precision operand, where the low-order field is the 16-bit parameter.
Interrupts

Stack-Vector Descriptor (SVD)

Invalid Index is generated during stack accessing if the stack_number is not in the range \{0 to SVD.length-1\}. An indexed copy of the SVD, where the index field is the invalid stack_number, is the P2 parameter.

Linear record structure

Invalid Index is generated by the OCRX operator if the sequence index operand is not in the range \{1 to ICW.ICW_limit\}. P2 is implementation defined.

The resumption condition is Repeat-IR for INDX, INXA, NXLV, NXVA, and NXLN, when the index is not in \{0 to DD.length-1\}, and Repeat-IR for OCRX when the index is not in \{1 to ICW.ICW_limit\}. The resumption condition is implementation-defined in all other cases.

Memory Protect

A Memory Protect interrupt indicates an invalid attempt to write into a memory location, or improper access to a memory-protected word. It is generated under the following conditions:

1. A write is attempted by store, overwrite, pointer, or edit operators, where the memory location is referenced by an IndexedDD marked read_only. The IndexedDD is the P2 parameter.
2. For store operators, a tag = 3 item is encountered in evaluating a reference chain, or the second-word location for a double-precision item contains an odd-tagged word. The tag = 3 or odd-tagged item is the P2 parameter.
3. An odd tagged word is unexpectedly encountered in a set or translate table by a pointer operator or in the source by a show operator. The IndexedDD referencing this word is the P2 parameter.

The resumption conditions are implementation-defined.

Divide by Zero

A Divide by Zero interrupt is generated by arithmetic divide operators if the numeric interpretation of the top-of-stack operand (the divisor) yields a value of zero.

The P2 parameter is the dividend.

The resumption condition is Continue-Next; the result value is implementation-dependent.

Exponent-Overflow

An Exponent-Overflow interrupt is generated by arithmetic and numeric type transfer operators if the result of a rounding or truncation function is an exponent value too large to fit in the exponent field of the operand format.

The resumption condition is Continue-Next. For SNGL or SNGT, the result type is single-precision. For binary operators, the result value is single-or double-precision as determined by the input argument types. The result magnitude is the largest representable in that type; the result sign is determined by the input argument(s).
Exponent-Underflow

An Exponent-Underflow interrupt is generated by arithmetic and numeric type transfer operators if the result of a rounding, truncation, or normalization function is an exponent value too small to fit in the exponent field of the operand format.

The resumption condition is Continue-Next. The result type is single-precision for SNGL or SNGT, as determined by the input argument types(s) for other operators. The result value is zero. The interrupt procedure can simply exit, if the underflow is tolerable.

Precision Loss

A Precision Loss interrupt is generated by arithmetic operators if the result of a rounding function results in a Loss-Of-Precision.

When Precision Loss is reported, the unnormalized (imprecise) result of the operation is left on the stack and the resumption condition is Continue-Next. The interrupt procedure can simply exit, if the Loss-Of-Precision is tolerable.

Integer-Overflow

An Integer-Overflow interrupt indicates that an operand required to have an integer value cannot be represented as an integer. This interrupt is generated if the integer numeric value of the operand, after truncation or rounding if necessary, is not in the range \{-2^{39} + 1 to 2^{39} - 1\} for single- or \{-2^{78} + 1 to 2^{78} - 1\} for double-precision.

The operand is the P2 parameter. If it is double-precision, the first word is used as a single-precision P2 parameter operand, with ID.P2\_double = 1. For the following operators, the resumption condition is Continue-Next and the result on the stack has the specified type and representation, with indeterminate value:

<table>
<thead>
<tr>
<th>Operator</th>
<th>Type</th>
<th>Representation</th>
</tr>
</thead>
<tbody>
<tr>
<td>NTIA, NTGR</td>
<td>single-precision</td>
<td>integer</td>
</tr>
<tr>
<td>NTGD, NTTD</td>
<td>double-precision</td>
<td>integer</td>
</tr>
<tr>
<td>IDIV</td>
<td>per inputs</td>
<td>integer</td>
</tr>
<tr>
<td>RDIV</td>
<td>per inputs</td>
<td>any</td>
</tr>
</tbody>
</table>

For the following operators, if the interrupt occurs while integerizing the argument to be scaled or converted, the resumption condition is Continue-Next and the result on the stack has the specified type and representation, with indeterminate value:

<table>
<thead>
<tr>
<th>Operator</th>
<th>Type</th>
<th>Representation</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCLF, DSLF</td>
<td>double-precision</td>
<td>integer</td>
</tr>
<tr>
<td>SCRR, DSRR, SCRT, DSRT</td>
<td>double-precision</td>
<td>integer</td>
</tr>
<tr>
<td>SCRF, DSRF</td>
<td>single-precision</td>
<td>integer</td>
</tr>
<tr>
<td>SCRS, DSRS</td>
<td>(tos)double-precision</td>
<td>decimal-digit sequence</td>
</tr>
<tr>
<td>BCD, DBCD</td>
<td>(2nd)single-precision</td>
<td>decimal-digit sequence</td>
</tr>
<tr>
<td></td>
<td>per N</td>
<td>decimal-digit sequence</td>
</tr>
</tbody>
</table>

In all other cases of Integer-Overflow, resumption conditions are implementation-defined.
Pragmatic Notes

Integer-Overflow Pragmatics

Integer-Overflow interrupt permits continuation of the code-stream when the argument being integerized is the primary input to an operator whose output is an arithmetic function of that input. The code-stream cannot be resumed when the argument is, for instance, an index, a length, or a scale factor. The type and representation of the results are those that would occur in the limit with inputs that result in very large, but not overflowing, magnitudes. Note that a single- or double-precision zero is an acceptable result in each case.

Stack-Underflow

Stack-Underflow indicates that an operator attempted to pop an argument from an empty expression stack. The expression stack is the set of locations whose addresses are in the range \{D[LL]+2 to LOSR\}. A Stack-Underflow interrupt is generated if the address of the top-of-stack is less than D[LL]+2 when a pop is attempted.

Resumption conditions are implementation-defined.

Stack Structure Error

A Stack Structure Error interrupt indicates an invalid condition in the stack linkage structures used to control procedure entry, procedure exit, and move-to-stack operations. The item presented as the P2 parameter depends on the error condition, as noted.

The following notation is used:

- \text{Stack}[i] = \text{Contents at index } i \text{ in the current stack.}
- \text{Mem}[a] = \text{Contents of memory word at address } a.
- \text{HistLink} = \text{Stack index computed from a history link.}
- \text{LexLink} = \text{Address computed from a lexical link.}

The operators ENTR (including aACCE and aINTE), EXIT, RETN, MVST, and aLXCH generate Stack Structure Error interrupts under any of the following conditions.

\begin{align*}
\text{(Stack[HistLink]} & \downarrow = \text{MSCW}) \text{ or (Mem[LexLink]} \downarrow = \text{entered MSCW}) \text{ or } \\
\text{(ENTR: Mem[F] = inactive MSCW}) \text{ or } \\
\text{(EXIT, RETN: Mem[D[LL]+1] \downarrow = RCW}) \text{ or } \\
\text{(aLXCH: Mem[LexLink to level } i].lex\_level \downarrow = i) \\
\text{(MVST: Stack[0] \downarrow = TSCW): P2 = invalid word.}
\end{align*}

\begin{align*}
\text{(EXIT, RETN: RCW.ll \downarrow = MSCW.ll)} \text{ or (MVST: LL \downarrow = MSCW.ll), for the first entered MSCW on the historical chain whose head is the history link corresponding to the RCW or derived from the TSCW: P2 = RCW or TSCW.}
\end{align*}

\begin{align*}
\text{(HistLink} \leq 0 : P2 = \text{MSCW containing the history link)} \\
\text{(EXIT, RETN, MVST: history\_link = 0 in inactive MSCW: P2 is is MSCW)} \\
\text{(MVST: Computed F address \leq BOSR: P2 = F address)} \\
\text{(ENTR: S \leq F: P2 = S).}
\end{align*}
The common action aLXLK generates the interrupt when the referent is not an entered MSCW, or when the MSCW for level i does not have i in the lex_level field. P2 is the incorrect word.

The operators MKST (including aACCE, but not aINTE) and IMKS can optionally generate a Stack Structure Error interrupt if S + 1-F exceeds 2**14 - 1 or S + 1-BOSR exceeds 2**16 - 1. P2 is the erroneous value.

The STFF and ENTR operators (including aACCE, but not aINTE) can optionally generate a Stack Structure Error interrupt if the displacement value in the Lexical Link corresponding to the address-couple exceeds 2**16 - 1. P2 is the displacement value.

Type checking of a stack linkage word (MSCW) occurs whenever the word must be accessed; the check is always optional if the access is optional. Operators that update display registers may traverse part, but not necessarily all, of the lexical chain for the new environment; these operators are ENTR (including aACCE and aINTE), EXIT, RETN and MVST (see aLXCH). Operators that evaluate an NIRW (or PCW/RCW) may need to traverse part of the lexical chain if the implementation does not include a complete set of display registers (see aLXLK).

Resumption conditions are implementation-defined.

Code Segment Error

A Code Segment Error interrupt indicates that in distributing a PCW or RCW code-stream pointer, an invalid code-segment descriptor is accessed. This interrupt is generated if the item accessed at address-couple (sdll,sdi) is not a tag-3 word, where sdll and sdi are components of a RCW or PCW code-stream pointer. The invalid word is the P2 parameter.

The resumption condition is as follows: ID.valid_state assumes an implementation-defined value, ID.this_op = 0, and the interrupt RCW contains the new code-stream pointer.

Invalid Program Word

An Invalid Program Word interrupt indicates that a word accessed from the current code-segment is not a Program Code Word. It is generated in table-edit-mode if the word tag is not 0. In all other modes it is generated if the tag is not 3.

The invalid word is the P2 parameter.

For non-table code, the resumption condition is as follows: ID.valid_state assumes an implementation-defined value. ID.this_op = 0 if the invalid word contained the first syllable of a branch target, or ID.this_op = 1 otherwise. The interrupt RCW references the first syllable of the operator that contains a syllable in the invalid word.

For edit-table code, the resumption condition is implementation-defined, but the stack configuration must be defined to contain an updated table pointer referencing the edit operator that encountered the invalid word.

Page Structure Error

A Page Structure Error interrupt is generated when an attempt to index a paged array encounters a page descriptor which is not an unpaged, original SingleDD. P2 is a copy of the erroneous page descriptor. The resumption condition is implementation-defined.
False Assertion

The False Assertion interrupt is generated only by the ASRT operator when the stack argument is False. The one-syllable code parameter is presented as an 8-bit integer value in the P2 parameter.

The resumption condition is Continue-Next.

Alarm Interrupts

Alarm interrupts are triggered by hardware fault detection, and the RCW created by the interrupt entry will point to the operator that was executing when the fault was detected.

The Alarm ID parameter identifies the type of interrupt and indicates whether or not the interrupted operator may be retried. If the stack state at the time of the interrupt is still consistent with the required initial state for the operator, and no global system state has been irreparably altered, the resumption condition is Repeat-IR; otherwise it is Defunct. More than one fault condition may be reported by a single Alarm interrupt.

Alarm ID (int__class = 2)

<table>
<thead>
<tr>
<th>int__type</th>
<th>The type of Alarm interrupt composed of:</th>
</tr>
</thead>
<tbody>
<tr>
<td>invalid__addr [4:1] = 1</td>
<td>Invalid Address</td>
</tr>
<tr>
<td>mem__error [3:1] = 1</td>
<td>Uncorrectable Memory Error</td>
</tr>
<tr>
<td>hardware__error [1:1] = 1</td>
<td>Hardware Error</td>
</tr>
<tr>
<td>loop__timer [0:1] = 1</td>
<td>Loop timer</td>
</tr>
</tbody>
</table>

Invalid Address

This interrupt indicates an attempt to address a word of memory that does not exist on the system. P2 contains the address.

Uncorrectable Memory Error

The P2 parameter identifies the memory address and the nature of the error. Single-bit read data errors are corrected by hardware and are not reported by an interrupt, unless correction is disabled.

P2 parameter:

<table>
<thead>
<tr>
<th>mem__error__type</th>
<th>The memory error field composed of:</th>
</tr>
</thead>
<tbody>
<tr>
<td>mem__single__bit[43:1] = 1</td>
<td>Single-Bit Read data Error</td>
</tr>
<tr>
<td>mem__multi__bit [42:1] = 1</td>
<td>Multiple-Bit Read data Error</td>
</tr>
<tr>
<td>addr__PE [41:1] = 1</td>
<td>Address-Parity Error</td>
</tr>
</tbody>
</table>

syndrome [39:8] Reserved for implementation definition

address [31:32] The implementation-defined memory address for the memory operation
Loop Timer

This interrupt indicates an effectively infinite loop by an operator. It is triggered by expiration of a timer whose interval is sufficient for valid execution of any operator. A Loop Timer interrupt indicates an operator fault, with two possible exceptions:

1. Reference chain evaluation is nonterminating if the chain loops.
2. The LLLU (linked list lookup) operator may encounter a data-driven, nonterminating loop.

The following operators are not subject to the Loop Timer interrupt; HALT (when the Halt Boolean is TRUE), STOP, IDLE, and PAUS.

Hardware Error

This interrupt indicates a hardware-detected error that is uncorrectable. The P2 parameter is implementation-defined.

External Interrupts

External interrupts are invoked between operators to report events that are independent of the executing code-stream.

The External ID parameter identifies the type of interrupt. More than one external event may be reported by a single External interrupt. The resumption condition is Continue; the interrupt RCW references the next operator in the interrupted code-stream.

External ID (int__class = 4)

<table>
<thead>
<tr>
<th>[15:11]</th>
<th>Reserved</th>
</tr>
</thead>
<tbody>
<tr>
<td>[4:5]</td>
<td>The type of External Interrupt composed of:</td>
</tr>
<tr>
<td></td>
<td>run__timeout [4:1] = 1 = Running Timeout</td>
</tr>
<tr>
<td></td>
<td>unmasked__attn [3:1] = 1 = Unmasked Attention</td>
</tr>
<tr>
<td></td>
<td>IO [2:1] = 1 = I/O Finished</td>
</tr>
<tr>
<td></td>
<td>attn [1:1] = 1 = Attention</td>
</tr>
<tr>
<td></td>
<td>int__timer [0:1] = 1 = Interval Timer</td>
</tr>
</tbody>
</table>

External interrupts are masked by the CS (control state) flip-flop, except for Unmasked Attention and Running Timeout. External interrupt cannot occur between a VARI and the subsequent variant operator syllable, or between an enter-single-edit operator and the subsequent edit-mode operator.
APPENDIX A
OPERATOR SET

GENERAL INFORMATION

This appendix contains two tables, which list the operators described in section 3 of this manual. The common actions described in section 3 are not included in the tables.

Table A-1 lists operators in alphabetic order according to the formal description of the operation. For each operator, the corresponding mnemonic and hexadecimal code-string value are given.

Table A-2 lists operators in hexadecimal code-string value order, in Mode sequence. All Primary-Mode operators are listed, followed by all Variant-Mode operators, followed by all Edit-Mode operators. For each operator hexadecimal code, the corresponding formal description name and mnemonic are given.

These two tables contain the same data, collated in different ways. Thus, two different approaches can be used to obtain corresponding data about any operator in the Operator Set repertoire.

Table A-1. Operators, Alphabetical List

<table>
<thead>
<tr>
<th>Operator Name</th>
<th>Mnemonic</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>ADD</td>
<td>80</td>
</tr>
<tr>
<td>ARITHMETIC MAXIMUM</td>
<td>AMAX</td>
<td>958A</td>
</tr>
<tr>
<td>ARITHMETIC MINIMUM</td>
<td>AMIN</td>
<td>9588</td>
</tr>
<tr>
<td>ASSERT</td>
<td>ASRT</td>
<td>9580</td>
</tr>
<tr>
<td>BINARY CONVERT TO DECIMAL</td>
<td>BCD</td>
<td>9577</td>
</tr>
<tr>
<td>BIT RESET</td>
<td>BRST</td>
<td>9E</td>
</tr>
<tr>
<td>BIT SET</td>
<td>BSET</td>
<td>96</td>
</tr>
<tr>
<td>BRANCH FALSE</td>
<td>BRFL</td>
<td>A0</td>
</tr>
<tr>
<td>BRANCH TRUE</td>
<td>BRTR</td>
<td>A1</td>
</tr>
<tr>
<td>BRANCH UNCONDITIONAL</td>
<td>BRUN</td>
<td>A2</td>
</tr>
<tr>
<td>CHANGE SIGN BIT</td>
<td>CHSN</td>
<td>8E</td>
</tr>
<tr>
<td>COMPARE CHARACTERS EQUAL DELETE</td>
<td>CEQD</td>
<td>F4</td>
</tr>
<tr>
<td>COMPARE CHARACTERS EQUAL UPDATE</td>
<td>CEQU</td>
<td>FC</td>
</tr>
<tr>
<td>COMPARE CHARACTERS GREATER OR EQUAL DELETE</td>
<td>CGED</td>
<td>F1</td>
</tr>
<tr>
<td>COMPARE CHARACTERS GREATER OR EQUAL UPDATE</td>
<td>CGEU</td>
<td>F9</td>
</tr>
<tr>
<td>COMPARE CHARACTERS GREATER DELETE</td>
<td>CGTD</td>
<td>F2</td>
</tr>
<tr>
<td>COMPARE CHARACTERS GREATER UPDATE</td>
<td>CGTU</td>
<td>FA</td>
</tr>
<tr>
<td>COMPARE CHARACTERS LESS OR EQUAL DELETE</td>
<td>CLED</td>
<td>F3</td>
</tr>
<tr>
<td>COMPARE CHARACTERS LESS OR EQUAL UPDATE</td>
<td>EU</td>
<td>FB</td>
</tr>
<tr>
<td>COMPARE CHARACTERS LESS DELETE</td>
<td>CLSD</td>
<td>F0</td>
</tr>
<tr>
<td>COMPARE CHARACTERS LESS UPDATE</td>
<td>CLSU</td>
<td>F8</td>
</tr>
<tr>
<td>COMPARE CHARACTERS NOT EQUAL DELETE</td>
<td>CNED</td>
<td>F5</td>
</tr>
<tr>
<td>COMPARE CHARACTERS NOT EQUAL UPDATE</td>
<td>CNEU</td>
<td>FD</td>
</tr>
<tr>
<td>CONDITIONAL LOCK INTERLOCK</td>
<td>LOKC</td>
<td>95B1</td>
</tr>
<tr>
<td>CONDITIONAL PROCESSOR HALT</td>
<td>HALT</td>
<td>95DF</td>
</tr>
<tr>
<td>COUNT BINARY ONES</td>
<td>CBON</td>
<td>95BB</td>
</tr>
<tr>
<td>COMMUNICATE WITH UNIVERSAL I/O</td>
<td>CUIO</td>
<td>954C</td>
</tr>
</tbody>
</table>
Table A-1. Operators, Alphabetical List (Cont)

<table>
<thead>
<tr>
<th>Operator Name</th>
<th>Mnemonic</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>DELAY</td>
<td>DLAY</td>
<td>95F6</td>
</tr>
<tr>
<td>DELETE TOP-OF-STACK</td>
<td>DLET</td>
<td>B5</td>
</tr>
<tr>
<td>DISABLE EXTERNAL INTERRUPT</td>
<td>DEXI</td>
<td>9547</td>
</tr>
<tr>
<td>DIVIDE</td>
<td>DIVD</td>
<td>83</td>
</tr>
<tr>
<td>DUPLICATE TOP-OF-STACK</td>
<td>DUPL</td>
<td>B7</td>
</tr>
<tr>
<td>DYNAMIC BINARY CONVERT TO DECIMAL</td>
<td>DBCD</td>
<td>957F</td>
</tr>
<tr>
<td>DYNAMIC BIT RESET</td>
<td>DBRS</td>
<td>9F</td>
</tr>
<tr>
<td>DYNAMIC BIT SET</td>
<td>DBST</td>
<td>97</td>
</tr>
<tr>
<td>DYNAMIC BRANCH FALSE</td>
<td>DBFL</td>
<td>A8</td>
</tr>
<tr>
<td>DYNAMIC BRANCH TRUE</td>
<td>DBTR</td>
<td>A9</td>
</tr>
<tr>
<td>DYNAMIC BRANCH UNCONDITIONAL</td>
<td>DBUN</td>
<td>AA</td>
</tr>
<tr>
<td>DYNAMIC FIELD INSERT</td>
<td>DINS</td>
<td>9D</td>
</tr>
<tr>
<td>DYNAMIC FIELD ISOLATE</td>
<td>DISO</td>
<td>9B</td>
</tr>
<tr>
<td>DYNAMIC FIELD TRANSFER</td>
<td>DFTR</td>
<td>99</td>
</tr>
<tr>
<td>DYNAMIC RANGE TEST</td>
<td>DRNT</td>
<td>9583</td>
</tr>
<tr>
<td>DYNAMIC SCALE LEFT</td>
<td>DSLF</td>
<td>C1</td>
</tr>
<tr>
<td>DYNAMIC SCALE RIGHT FINAL</td>
<td>DSRF</td>
<td>C7</td>
</tr>
<tr>
<td>DYNAMIC SCALE RIGHT ROUND</td>
<td>DSRR</td>
<td>C9</td>
</tr>
<tr>
<td>DYNAMIC SCALE RIGHT SAVE</td>
<td>DSRS</td>
<td>C5</td>
</tr>
<tr>
<td>DYNAMIC SCALE RIGHT TRUNCATE</td>
<td>DSRT</td>
<td>C3</td>
</tr>
<tr>
<td>ENABLE EXTERNAL INTERRUPTS</td>
<td>EEXI</td>
<td>9546</td>
</tr>
<tr>
<td>END EDIT (Edit-Mode)</td>
<td>ENDE</td>
<td>DE</td>
</tr>
<tr>
<td>END FLOAT (Edit Mode)</td>
<td>ENDF</td>
<td>D5</td>
</tr>
<tr>
<td>ENTER</td>
<td>ENTR</td>
<td>AB</td>
</tr>
<tr>
<td>EQUAL</td>
<td>EQUAL</td>
<td>8C</td>
</tr>
<tr>
<td>EVALUATE</td>
<td>EVAL</td>
<td>AC</td>
</tr>
<tr>
<td>EXCHANGE</td>
<td>EXCH</td>
<td>B6</td>
</tr>
<tr>
<td>EXECUTE SINGLE MICRO, SINGLE POINTER UPDATE</td>
<td>EXPU</td>
<td>DD</td>
</tr>
<tr>
<td>EXECUTE SINGLE MICRO DELETE</td>
<td>EXSD</td>
<td>D2</td>
</tr>
<tr>
<td>EXECUTE SINGLE MICRO UPDATE</td>
<td>EXSU</td>
<td>DA</td>
</tr>
<tr>
<td>EXIT</td>
<td>EXIT</td>
<td>A3</td>
</tr>
<tr>
<td>FIELD INSERT</td>
<td>INSR</td>
<td>9C</td>
</tr>
<tr>
<td>FIELD ISOLATE</td>
<td>ISOL</td>
<td>9A</td>
</tr>
<tr>
<td>FIELD TRANSFER</td>
<td>FLTR</td>
<td>98</td>
</tr>
<tr>
<td>GREATER THAN</td>
<td>GRTR</td>
<td>8A</td>
</tr>
<tr>
<td>GREATER THAN OR EQUAL</td>
<td>GREQ</td>
<td>89</td>
</tr>
<tr>
<td>IDLE UNTIL INTERRUPT</td>
<td>IDLE</td>
<td>9544</td>
</tr>
<tr>
<td>INDEX</td>
<td>INDEX</td>
<td>A6</td>
</tr>
<tr>
<td>INDEX AND LOAD NAME</td>
<td>NXLN</td>
<td>A5</td>
</tr>
<tr>
<td>INDEX AND LOAD VALUE</td>
<td>NXLV</td>
<td>AD</td>
</tr>
<tr>
<td>INDEX AND LOAD VALUE VIA ADDRESS COUPLE</td>
<td>NXVA</td>
<td>EF</td>
</tr>
<tr>
<td>INDEX VIA ADDRESS COUPLE</td>
<td>INXA</td>
<td>E7</td>
</tr>
<tr>
<td>INPUT CONVERT DELETE</td>
<td>ICVD</td>
<td>CA</td>
</tr>
<tr>
<td>INPUT CONVERT LEFT-SIGNED DELETE</td>
<td>ICLD</td>
<td>9575</td>
</tr>
<tr>
<td>INPUT CONVERT RIGHT-SIGNED DELETE</td>
<td>ICRD</td>
<td>9576</td>
</tr>
<tr>
<td>INPUT CONVERT UNSIGNED DELETE</td>
<td>ICUD</td>
<td>A4</td>
</tr>
<tr>
<td>INPUT CONVERT UPDATE</td>
<td>ICVU</td>
<td>CB</td>
</tr>
<tr>
<td>INTRODUCE VARIANT OPERATOR</td>
<td>VARI</td>
<td>95</td>
</tr>
<tr>
<td>INSERT CONDITIONAL (Edit-Mode)</td>
<td>INSC</td>
<td>DD</td>
</tr>
</tbody>
</table>
Table A-1. Operators, Alphabetical List (Cont)

<table>
<thead>
<tr>
<th>Operator Name</th>
<th>Mnemonic</th>
<th>Hexidecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>INSERT DISPLAY SIGN (Edit-Mode)</td>
<td>INSG</td>
<td>D9</td>
</tr>
<tr>
<td>INSERT MARK STACK</td>
<td>IMKS</td>
<td>CF</td>
</tr>
<tr>
<td>INSERT OVERPUNCH (Edit-Mode)</td>
<td>INOP</td>
<td>D8</td>
</tr>
<tr>
<td>INSERT UNCONDITIONAL (Edit-Mode)</td>
<td>INSU</td>
<td>DC</td>
</tr>
<tr>
<td>INTEGER DIVIDE</td>
<td>IDIV</td>
<td>84</td>
</tr>
<tr>
<td>INTEGERIZE DOUBLE-PRECISION ROUNDED</td>
<td>NTGD</td>
<td>9587</td>
</tr>
<tr>
<td>INTEGERIZE DOUBLE-PRECISION TRUNCATED</td>
<td>NTTD</td>
<td>9586</td>
</tr>
<tr>
<td>INTERGERIZE ROUNDED</td>
<td>NTGR</td>
<td>87</td>
</tr>
<tr>
<td>INTERGERIZE TRUNCATED</td>
<td>NTIA</td>
<td>86</td>
</tr>
<tr>
<td>INVALID OPERATOR</td>
<td>NVLD</td>
<td>FF</td>
</tr>
<tr>
<td>INVALID OPERATOR</td>
<td>NVLD</td>
<td>95FF</td>
</tr>
<tr>
<td>LEADING ONE TEST</td>
<td>LOG2</td>
<td>958B</td>
</tr>
<tr>
<td>LINKED LIST LOOKUP</td>
<td>LLLU</td>
<td>95BD</td>
</tr>
<tr>
<td>LESS THAN</td>
<td>LESS</td>
<td>88</td>
</tr>
<tr>
<td>LESS THAN OR EQUAL</td>
<td>LSEQ</td>
<td>8B</td>
</tr>
<tr>
<td>LITERAL CALL ONE</td>
<td>ONE</td>
<td>B1</td>
</tr>
<tr>
<td>LITERAL CALL ZERO</td>
<td>ZERO</td>
<td>B0</td>
</tr>
<tr>
<td>LITERAL CALL 8-BITS</td>
<td>LT8</td>
<td>B2</td>
</tr>
<tr>
<td>LITERAL CALL 16-BITS</td>
<td>LT16</td>
<td>B3</td>
</tr>
<tr>
<td>LITERAL CALL 48-BITS</td>
<td>LT48</td>
<td>BE</td>
</tr>
<tr>
<td>LOAD</td>
<td>LOAD</td>
<td>BD</td>
</tr>
<tr>
<td>LOAD TRANSPARENT</td>
<td>LODT</td>
<td>BC</td>
</tr>
<tr>
<td>LOAD TRANSPARENT</td>
<td>LODT</td>
<td>95BC</td>
</tr>
<tr>
<td>LOCK INTERLOCK</td>
<td>LOK</td>
<td>95B0</td>
</tr>
<tr>
<td>LOGICAL AND</td>
<td>LAND</td>
<td>90</td>
</tr>
<tr>
<td>LOGICAL EQUAL</td>
<td>SAME</td>
<td>94</td>
</tr>
<tr>
<td>LOGICAL EQUALITY</td>
<td>LEQV</td>
<td>93</td>
</tr>
<tr>
<td>LOGICAL NEGATE</td>
<td>LNOT</td>
<td>92</td>
</tr>
<tr>
<td>LOGICAL OR</td>
<td>LOR</td>
<td>91</td>
</tr>
<tr>
<td>LONG NAME CALL</td>
<td>LNMC</td>
<td>F6</td>
</tr>
<tr>
<td>LONG VALUE CALL</td>
<td>LVLC</td>
<td>F7</td>
</tr>
<tr>
<td>MAKE PROGRAM CONTROL WORD</td>
<td>MPCW</td>
<td>BF</td>
</tr>
<tr>
<td>MARK STACK BOUND TO NAME CALL</td>
<td>MKSN</td>
<td>DF</td>
</tr>
<tr>
<td>MARK STACK</td>
<td>MKST</td>
<td>AE</td>
</tr>
<tr>
<td>MASKED SEARCH FOR EQUAL</td>
<td>SRCH</td>
<td>95BE</td>
</tr>
<tr>
<td>MOVE CHARACTERS (Edit-Mode)</td>
<td>MCHR</td>
<td>D7</td>
</tr>
<tr>
<td>MOVE NUMERIC UNCONDITIONAL (Edit-Mode)</td>
<td>MVNU</td>
<td>D6</td>
</tr>
<tr>
<td>MOVE TO STACK</td>
<td>MVST</td>
<td>95AF</td>
</tr>
<tr>
<td>MOVE WITH FLOAT (Edit-Mode)</td>
<td>MFLT</td>
<td>D1</td>
</tr>
<tr>
<td>MOVE WITH INSERT (Edit-Mode)</td>
<td>MINS</td>
<td>D0</td>
</tr>
<tr>
<td>MULTIPLY</td>
<td>MULT</td>
<td>82</td>
</tr>
<tr>
<td>MULTIPLY EXTENDED</td>
<td>MULX</td>
<td>8F</td>
</tr>
<tr>
<td>NAME CALL</td>
<td>NAMC</td>
<td>40 to 7F</td>
</tr>
<tr>
<td>NO OPERATION</td>
<td>NOOP</td>
<td>FE</td>
</tr>
<tr>
<td>NO OPERATION</td>
<td>NOOP</td>
<td>95FE</td>
</tr>
<tr>
<td>NORMALIZE</td>
<td>NORM</td>
<td>958E</td>
</tr>
<tr>
<td>NOT EQUAL</td>
<td>NEQL</td>
<td>8D</td>
</tr>
<tr>
<td>OCCURS INDEX</td>
<td>OCRX</td>
<td>9585</td>
</tr>
</tbody>
</table>
Table A-1. Operators, Alphabetical List (Cont)

<table>
<thead>
<tr>
<th>Operator Name</th>
<th>Mnemonic</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>OVERWRITE DELETE</td>
<td>OVRD</td>
<td>BA</td>
</tr>
<tr>
<td>OVERWRITE NON-DELETE</td>
<td>OVRN</td>
<td>BB</td>
</tr>
<tr>
<td>PACK DELETE</td>
<td>PACD</td>
<td>D1</td>
</tr>
<tr>
<td>PACK LEFT-SIGNED</td>
<td>PKLD</td>
<td>9573</td>
</tr>
<tr>
<td>PACK RIGHT-SIGNED</td>
<td>PKRD</td>
<td>9574</td>
</tr>
<tr>
<td>PACK UNSIGNED</td>
<td>PKUD</td>
<td>9572</td>
</tr>
<tr>
<td>PACK UPDATE</td>
<td>PACU</td>
<td>D9</td>
</tr>
<tr>
<td>PAUSE UNTIL INTERRUPT</td>
<td>PAUS</td>
<td>9584</td>
</tr>
<tr>
<td>PRIMITIVE DISPLAY</td>
<td>SHOW</td>
<td>95DE</td>
</tr>
<tr>
<td>PUSH DOWN STACK REGISTERS</td>
<td>PUSH</td>
<td>B4</td>
</tr>
<tr>
<td>RANGE TEST</td>
<td>RNGT</td>
<td>9582</td>
</tr>
<tr>
<td>READ AND CLEAR OVERFLOW FLIP-FLOP</td>
<td>ROFF</td>
<td>D7</td>
</tr>
<tr>
<td>READ EXTERNAL MEMORY CONTROL</td>
<td>REMC</td>
<td>9592</td>
</tr>
<tr>
<td>READ INTERLOCK STATUS</td>
<td>LKID</td>
<td>95B3</td>
</tr>
<tr>
<td>READ INTERNAL PROCESSOR STATE</td>
<td>RIPS</td>
<td>9598</td>
</tr>
<tr>
<td>READ MACHINE IDENTIFICATION</td>
<td>WATI</td>
<td>95A4</td>
</tr>
<tr>
<td>READ PROCESSOR IDENTIFICATION</td>
<td>WHOI</td>
<td>954E</td>
</tr>
<tr>
<td>READ PROCESSOR REGISTER</td>
<td>RP RR</td>
<td>95B8</td>
</tr>
<tr>
<td>READ STACK NUMBER</td>
<td>RSNR</td>
<td>9581</td>
</tr>
<tr>
<td>READ TAG FIELD</td>
<td>RTAG</td>
<td>95B5</td>
</tr>
<tr>
<td>READ TIME-OF-DAY CLOCK</td>
<td>RTOD</td>
<td>95A7</td>
</tr>
<tr>
<td>READ TRUE/FALSE FLIP-FLOP</td>
<td>RTFF</td>
<td>DE</td>
</tr>
<tr>
<td>READ WITH LOCK</td>
<td>RDLK</td>
<td>95BA</td>
</tr>
<tr>
<td>REMAINDER DIVIDE</td>
<td>RDIV</td>
<td>85</td>
</tr>
<tr>
<td>RESET FLOAT (Edit-Mode)</td>
<td>RSTF</td>
<td>D4</td>
</tr>
<tr>
<td>RETURN</td>
<td>RETN</td>
<td>A7</td>
</tr>
<tr>
<td>ROTATE STACK DOWN</td>
<td>RSDN</td>
<td>95B7</td>
</tr>
<tr>
<td>ROTATE STACK UP</td>
<td>RSUP</td>
<td>95B6</td>
</tr>
<tr>
<td>RUNNING INDICATOR</td>
<td>RUNI</td>
<td>9541</td>
</tr>
<tr>
<td>SCALE LEFT</td>
<td>SCLF</td>
<td>C0</td>
</tr>
<tr>
<td>SCALE RIGHT FINAL</td>
<td>SC RF</td>
<td>C6</td>
</tr>
<tr>
<td>SCALE RIGHT ROUNDED</td>
<td>SC RR</td>
<td>C8</td>
</tr>
<tr>
<td>SCALE RIGHT SAVE</td>
<td>SC RS</td>
<td>C4</td>
</tr>
<tr>
<td>SCALE RIGHT TRUNCATE</td>
<td>SC RT</td>
<td>C2</td>
</tr>
<tr>
<td>SCAN WHILE EQUAL DELETE</td>
<td>SEQD</td>
<td>954F</td>
</tr>
<tr>
<td>SCAN WHILE EQUAL UPDATE</td>
<td>SEQU</td>
<td>95FC</td>
</tr>
<tr>
<td>SCAN WHILE FALSE DELETE</td>
<td>SWFD</td>
<td>95D4</td>
</tr>
<tr>
<td>SCAN WHILE FALSE UPDATE</td>
<td>SWFU</td>
<td>95DC</td>
</tr>
<tr>
<td>SCAN WHILE GREATER OR EQUAL DELETE</td>
<td>SGED</td>
<td>95F1</td>
</tr>
<tr>
<td>SCAN WHILE GREATER OR EQUAL UPDATE</td>
<td>SGEU</td>
<td>95F9</td>
</tr>
<tr>
<td>SCAN WHILE GREATER DELETE</td>
<td>SG TD</td>
<td>95F2</td>
</tr>
<tr>
<td>SCAN WHILE GREATER UPDATE</td>
<td>SG TU</td>
<td>95FA</td>
</tr>
<tr>
<td>SCAN WHILE LESS OR EQUAL DELETE</td>
<td>SLED</td>
<td>95F3</td>
</tr>
<tr>
<td>SCAN WHILE LESS OR EQUAL UPDATE</td>
<td>SLEU</td>
<td>95FB</td>
</tr>
<tr>
<td>SCAN WHILE LESS DELETE</td>
<td>SLD S</td>
<td>95F0</td>
</tr>
<tr>
<td>SCAN WHILE LESS UPDATE</td>
<td>SLS U</td>
<td>95F8</td>
</tr>
<tr>
<td>SCAN WHILE NOT EQUAL DELETE</td>
<td>SNED</td>
<td>95F5</td>
</tr>
<tr>
<td>SCAN WHILE NOT EQUAL UPDATE</td>
<td>SNEU</td>
<td>95FD</td>
</tr>
<tr>
<td>SCAN WHILE TRUE DELETE</td>
<td>SW TD</td>
<td>95D5</td>
</tr>
</tbody>
</table>
### Table A-1. Operators, Alphabetical List (Cont)

<table>
<thead>
<tr>
<th>Operator Name</th>
<th>Mnemonic</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCAN WHILE TRUE UPDATE</td>
<td>SWTU</td>
<td>95DD</td>
</tr>
<tr>
<td>SET DOUBLE TO TWO SINGLES</td>
<td>SPLT</td>
<td>9543</td>
</tr>
<tr>
<td>SET EXTERNAL SIGN FLIP-FLOP</td>
<td>SXSN</td>
<td>D6</td>
</tr>
<tr>
<td>SET INTERVAL TIMER</td>
<td>SINȚ</td>
<td>9545</td>
</tr>
<tr>
<td>SET PROCESSOR REGISTER</td>
<td>SPRR</td>
<td>95B9</td>
</tr>
<tr>
<td>SET TAG FIELD</td>
<td>STAG</td>
<td>95B4</td>
</tr>
<tr>
<td>SET TO DOUBLE-PRECISION</td>
<td>XTND</td>
<td>CE</td>
</tr>
<tr>
<td>SET TO SINGLE-PRECISION ROUNDED</td>
<td>SNGL</td>
<td>CD</td>
</tr>
<tr>
<td>SET TO SINGLE-PRECISION TRUNCATED</td>
<td>SNGT</td>
<td>CC</td>
</tr>
<tr>
<td>SET TWO SINGLES TO DOUBLE</td>
<td>JOIN</td>
<td>9542</td>
</tr>
<tr>
<td>SKIP FORWARD DESTINATION CHARACTERS (Edit-Mode)</td>
<td>SFDC</td>
<td>DA</td>
</tr>
<tr>
<td>SKIP FORWARD SOURCE CHARACTERS (Edit-Mode)</td>
<td>SFSC</td>
<td>D2</td>
</tr>
<tr>
<td>SKIP REVERSE DESTINATION CHARACTERS (Edit-Mode)</td>
<td>SRDC</td>
<td>DB</td>
</tr>
<tr>
<td>SKIP REVERSE SOURCE CHARACTERS (Edit-Mode)</td>
<td>SRSC</td>
<td>D3</td>
</tr>
<tr>
<td>STORE DELETE</td>
<td>STOD</td>
<td>B8</td>
</tr>
<tr>
<td>STORE DELETE VIA ADDRESS COUPLE</td>
<td>STAD</td>
<td>F6</td>
</tr>
<tr>
<td>STORE NON-DELETE</td>
<td>STON</td>
<td>B9</td>
</tr>
<tr>
<td>STORE NON-DELETE VIA ADDRESS COUPLE</td>
<td>STAN</td>
<td>F7</td>
</tr>
<tr>
<td>STRING ISOLATE</td>
<td>SISO</td>
<td>D5</td>
</tr>
<tr>
<td>STUFF ENVIRONMENT</td>
<td>STFF</td>
<td>AF</td>
</tr>
<tr>
<td>SUBTRACT</td>
<td>SUBT</td>
<td>81</td>
</tr>
<tr>
<td>TABLE ENTER EDIT DELETE</td>
<td>TSSD</td>
<td>D0</td>
</tr>
<tr>
<td>TABLE ENTER EDIT UPDATE</td>
<td>TEEU</td>
<td>D8</td>
</tr>
<tr>
<td>TRANSFER CHARACTERS UNCONDITIONAL DELETE</td>
<td>TUND</td>
<td>E6</td>
</tr>
<tr>
<td>TRANSFER CHARACTERS UNCONDITIONAL UPDATE</td>
<td>TUNU</td>
<td>EE</td>
</tr>
<tr>
<td>TRANSFER WHILE EQUAL DELETE</td>
<td>TEQD</td>
<td>E4</td>
</tr>
<tr>
<td>TRANSFER WHILE EQUAL UPDATE</td>
<td>TEQU</td>
<td>EC</td>
</tr>
<tr>
<td>TRANSFER WHILE FALSE DELETE</td>
<td>TWFD</td>
<td>95D2</td>
</tr>
<tr>
<td>TRANSFER WHILE FALSE UPDATE</td>
<td>TWFU</td>
<td>95DA</td>
</tr>
<tr>
<td>TRANSFER WHILE GREATER OR EQUAL DELETE</td>
<td>TGED</td>
<td>E1</td>
</tr>
<tr>
<td>TRANSFER WHILE GREATER OR EQUAL UPDATE</td>
<td>TGEU</td>
<td>E9</td>
</tr>
<tr>
<td>TRANSFER WHILE GREATER DELETE</td>
<td>TGTD</td>
<td>E2</td>
</tr>
<tr>
<td>TRANSFER WHILE GREATER UPDATE</td>
<td>TGTU</td>
<td>EA</td>
</tr>
<tr>
<td>TRANSFER WHILE LESS OR EQUAL DELETE</td>
<td>TLED</td>
<td>E3</td>
</tr>
<tr>
<td>TRANSFER WHILE LESS OR EQUAL UPDATE</td>
<td>TLEU</td>
<td>EB</td>
</tr>
<tr>
<td>TRANSFER WHILE LESS DELETE</td>
<td>TLSD</td>
<td>E0</td>
</tr>
<tr>
<td>TRANSFER WHILE LESS UPDATE</td>
<td>TLSU</td>
<td>E8</td>
</tr>
<tr>
<td>TRANSFER WHILE NOT EQUAL DELETE</td>
<td>TNED</td>
<td>E5</td>
</tr>
<tr>
<td>TRANSFER WHILE NOT EQUAL UPDATE</td>
<td>TNEU</td>
<td>ED</td>
</tr>
<tr>
<td>TRANSFER WHILE TRUE DELETE</td>
<td>TWTD</td>
<td>95D3</td>
</tr>
<tr>
<td>TRANSFER WHILE TRUE UPDATE</td>
<td>TWTU</td>
<td>95DB</td>
</tr>
<tr>
<td>TRANSFER WORDS OVERWRITE DELETE</td>
<td>TWOD</td>
<td>D4</td>
</tr>
<tr>
<td>TRANSFER WORDS OVERWRITE UPDATE</td>
<td>TWOU</td>
<td>DC</td>
</tr>
<tr>
<td>TRANSFER WORDS DELETE</td>
<td>TWSD</td>
<td>D3</td>
</tr>
<tr>
<td>TRANSFER WORDS UPDATE</td>
<td>TWSU</td>
<td>DB</td>
</tr>
<tr>
<td>TRANSLATE</td>
<td>TRNS</td>
<td>95D7</td>
</tr>
<tr>
<td>UNCONDITIONAL PROCESSOR HALT</td>
<td>STOP</td>
<td>95BF</td>
</tr>
<tr>
<td>UNLOCK INTERLOCK</td>
<td>UNLK</td>
<td>95B2</td>
</tr>
<tr>
<td>UNPACK LEFT-SIGNED DELETE</td>
<td>UPLD</td>
<td>9570</td>
</tr>
</tbody>
</table>
### Table A-1. Operators, Alphabetical List (Cont)

<table>
<thead>
<tr>
<th>Operator Name</th>
<th>Mnemonic</th>
<th>Hexadecimal</th>
</tr>
</thead>
<tbody>
<tr>
<td>UNPACK LEFT-SIGNED UPDATE</td>
<td>UPLU</td>
<td>9578</td>
</tr>
<tr>
<td>UNPACK RIGHT-SIGNED DELETE</td>
<td>UPRU</td>
<td>9571</td>
</tr>
<tr>
<td>UNPACK RIGHT-SIGNED UPDATE</td>
<td>UPRU</td>
<td>9579</td>
</tr>
<tr>
<td>UNPACK UNSIGNED DELETE</td>
<td>UABD</td>
<td>95D1</td>
</tr>
<tr>
<td>UNPACK UNSIGNED UPDATE</td>
<td>UABU</td>
<td>95D9</td>
</tr>
<tr>
<td>UNPACK SIGNED DELETE</td>
<td>USND</td>
<td>95D0</td>
</tr>
<tr>
<td>UNPACKED SIGNED UPDATE</td>
<td>USNU</td>
<td>95D8</td>
</tr>
<tr>
<td>VALUE CALL</td>
<td>VALC</td>
<td>00 to 3F</td>
</tr>
<tr>
<td>WRITE EXTERNAL MEMORY CONTROL</td>
<td>WEMC</td>
<td>9593</td>
</tr>
<tr>
<td>WRITE INTERNAL PROCESSOR STATE</td>
<td>WIPS</td>
<td>9599</td>
</tr>
<tr>
<td>WRITE TIME-OF-DAY</td>
<td>WTOD</td>
<td>9549</td>
</tr>
<tr>
<td>ZERO INTERRUPT_COUNT</td>
<td>ZIC</td>
<td>9540</td>
</tr>
</tbody>
</table>

### Table A-2. Operators, Numerical List

<table>
<thead>
<tr>
<th>Hexadecimal</th>
<th>Operator name</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRIMARY MODE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>00 thru 3F</td>
<td>VALUE CALL</td>
<td>VALC</td>
</tr>
<tr>
<td>40 thru 7F</td>
<td>NAME CALL</td>
<td>NAMC</td>
</tr>
<tr>
<td>80</td>
<td>ADD</td>
<td>ADD</td>
</tr>
<tr>
<td>81</td>
<td>SUBTRACT</td>
<td>SUBT</td>
</tr>
<tr>
<td>82</td>
<td>MULTIPLY</td>
<td>MULT</td>
</tr>
<tr>
<td>83</td>
<td>DIVIDE</td>
<td>DVID</td>
</tr>
<tr>
<td>84</td>
<td>INTEGER DIVIDE</td>
<td>IDIV</td>
</tr>
<tr>
<td>85</td>
<td>REMAINDER DIVIDE</td>
<td>RDIV</td>
</tr>
<tr>
<td>86</td>
<td>INTEGERIZE TRUNCATE</td>
<td>NTIA</td>
</tr>
<tr>
<td>87</td>
<td>INTEGERIZE ROUNDED</td>
<td>NTGR</td>
</tr>
<tr>
<td>88</td>
<td>LESS THAN</td>
<td>LESS</td>
</tr>
<tr>
<td>89</td>
<td>GREATER THAN OR EQUAL</td>
<td>GREQ</td>
</tr>
<tr>
<td>8A</td>
<td>GREATER THAN</td>
<td>GRTR</td>
</tr>
<tr>
<td>8B</td>
<td>LESS THAN OR EQUAL</td>
<td>LSEQ</td>
</tr>
<tr>
<td>8C</td>
<td>EQUAL</td>
<td>EQU</td>
</tr>
<tr>
<td>8D</td>
<td>NOT EQUAL</td>
<td>NEQL</td>
</tr>
<tr>
<td>8E</td>
<td>CHANGE SIGN BIT</td>
<td>CHSN</td>
</tr>
<tr>
<td>8F</td>
<td>EXTENDED MULTIPLY</td>
<td>MULX</td>
</tr>
<tr>
<td>90</td>
<td>LOGICAL AND</td>
<td>LAND</td>
</tr>
<tr>
<td>91</td>
<td>LOGICAL OR</td>
<td>LOR</td>
</tr>
<tr>
<td>92</td>
<td>LOGICAL NEGATE</td>
<td>LNOT</td>
</tr>
<tr>
<td>93</td>
<td>LOGICAL EQUALITY</td>
<td>LEQV</td>
</tr>
<tr>
<td>94</td>
<td>LOGICAL EQUAL</td>
<td>SAME</td>
</tr>
<tr>
<td>95</td>
<td>INTRODUCE VARIANT OPERATOR</td>
<td>VARI</td>
</tr>
<tr>
<td>96</td>
<td>BIT SET</td>
<td>BSET</td>
</tr>
<tr>
<td>97</td>
<td>DYNAMIC BIT SET</td>
<td>DBST</td>
</tr>
<tr>
<td>98</td>
<td>FIELD TRANSFER</td>
<td>FLTR</td>
</tr>
<tr>
<td>99</td>
<td>DYNAMIC FIELD TRANSFER</td>
<td>DFTR</td>
</tr>
<tr>
<td>9A</td>
<td>FIELD ISOLATE</td>
<td>ISOL</td>
</tr>
</tbody>
</table>
Table A-2. Operators, Numerical List (Cont)

<table>
<thead>
<tr>
<th>Hexadecimal</th>
<th>Operator name</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>PRIMARY MODE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9B</td>
<td>DYNAMIC FIELD ISOLATE</td>
<td>DISO</td>
</tr>
<tr>
<td>9C</td>
<td>FIELD INSERT</td>
<td>INSR</td>
</tr>
<tr>
<td>9D</td>
<td>DYNAMIC FIELD INSERT</td>
<td>DINS</td>
</tr>
<tr>
<td>9E</td>
<td>BIT RESET</td>
<td>BRST</td>
</tr>
<tr>
<td>9F</td>
<td>DYNAMIC BIT RESET</td>
<td>DBRS</td>
</tr>
<tr>
<td>A0</td>
<td>BRANCH FALSE</td>
<td>BRFL</td>
</tr>
<tr>
<td>A1</td>
<td>BRANCH TRUE</td>
<td>BRTR</td>
</tr>
<tr>
<td>A2</td>
<td>BRANCH UNCONDITIONAL</td>
<td>BRUN</td>
</tr>
<tr>
<td>A3</td>
<td>EXIT</td>
<td>EXIT</td>
</tr>
<tr>
<td>A4</td>
<td>INPUT CONVERT UNSIGNED DELETE</td>
<td>ICUD</td>
</tr>
<tr>
<td>A5</td>
<td>INDEX AND LOAD NAME</td>
<td>NXLN</td>
</tr>
<tr>
<td>A6</td>
<td>INDEX</td>
<td>INDX</td>
</tr>
<tr>
<td>A7</td>
<td>RETURN</td>
<td>RETN</td>
</tr>
<tr>
<td>A8</td>
<td>DYNAMIC BRANCH FALSE</td>
<td>DBFL</td>
</tr>
<tr>
<td>A9</td>
<td>DYNAMIC BRANCH TRUE</td>
<td>DBTR</td>
</tr>
<tr>
<td>AA</td>
<td>DYNAMIC BRANCH UNCONDITIONAL</td>
<td>DBUN</td>
</tr>
<tr>
<td>AB</td>
<td>ENTER</td>
<td>ENTR</td>
</tr>
<tr>
<td>AC</td>
<td>EVALUATE DESCRIPTOR</td>
<td>EVAL</td>
</tr>
<tr>
<td>AD</td>
<td>INDEX AND LOAD VALUE</td>
<td>NXLV</td>
</tr>
<tr>
<td>AE</td>
<td>MARK STACK</td>
<td>MKST</td>
</tr>
<tr>
<td>AF</td>
<td>STUFF ENVIRONMENT</td>
<td>STFF</td>
</tr>
<tr>
<td>B0</td>
<td>LITERAL CALL ZERO</td>
<td>ZERO</td>
</tr>
<tr>
<td>B1</td>
<td>LITERAL CALL ONE</td>
<td>ONE</td>
</tr>
<tr>
<td>B2</td>
<td>LITERAL CALL 8-BITS</td>
<td>LT8</td>
</tr>
<tr>
<td>B3</td>
<td>LITERAL CALL 16-BITS</td>
<td>LT16</td>
</tr>
<tr>
<td>B4</td>
<td>PUSH DOWN STACK REGISTERS</td>
<td>PUSH</td>
</tr>
<tr>
<td>B5</td>
<td>DELETE TOP-OF-STACK</td>
<td>DLET</td>
</tr>
<tr>
<td>B6</td>
<td>EXCHANGE</td>
<td>EXCH</td>
</tr>
<tr>
<td>B7</td>
<td>DUPLICATE TOP-OF-STACK</td>
<td>DUPL</td>
</tr>
<tr>
<td>B8</td>
<td>STORE DELETE</td>
<td>STOD</td>
</tr>
<tr>
<td>B9</td>
<td>STORE NON-DELETE</td>
<td>STON</td>
</tr>
<tr>
<td>BA</td>
<td>OVERWRITE DELETE</td>
<td>OVRD</td>
</tr>
<tr>
<td>BB</td>
<td>OVERWRITE NON-DELETE</td>
<td>OVRN</td>
</tr>
<tr>
<td>BC</td>
<td>LOAD TRANSPARENT</td>
<td>LODT</td>
</tr>
<tr>
<td>BD</td>
<td>LOAD</td>
<td>LOAD</td>
</tr>
<tr>
<td>BE</td>
<td>LITERAL CALL 48-BITS</td>
<td>LT48</td>
</tr>
<tr>
<td>BF</td>
<td>MAKE PROGRAM CONTROL WORD</td>
<td>MPCW</td>
</tr>
<tr>
<td>C0</td>
<td>SCALE LEFT</td>
<td>SCLF</td>
</tr>
<tr>
<td>C1</td>
<td>DYNAMIC SCALE LEFT</td>
<td>DSLF</td>
</tr>
<tr>
<td>C2</td>
<td>SCALE RIGHT TRUNCATE</td>
<td>SCRT</td>
</tr>
<tr>
<td>C3</td>
<td>DYNAMIC SCALE RIGHT TRUNCATE</td>
<td>DSRT</td>
</tr>
<tr>
<td>C4</td>
<td>SCALE RIGHT SAVE</td>
<td>SCRS</td>
</tr>
<tr>
<td>C5</td>
<td>DYNAMIC SCALE RIGHT SAVE</td>
<td>DSRS</td>
</tr>
<tr>
<td>C6</td>
<td>SCALE RIGHT FINAL</td>
<td>SCRF</td>
</tr>
<tr>
<td>C7</td>
<td>DYNAMIC SCALE RIGHT FINAL</td>
<td>DSRF</td>
</tr>
<tr>
<td>C8</td>
<td>SCALE RIGHT ROUNDED</td>
<td>SCRR</td>
</tr>
<tr>
<td>C9</td>
<td>DYNAMIC SCALE RIGHT ROUNDED</td>
<td>DSRR</td>
</tr>
<tr>
<td>CA</td>
<td>INPUT CONVERT DELETE</td>
<td>ICVD</td>
</tr>
</tbody>
</table>
### Table A-2. Operators, Numerical List (Cont)

<table>
<thead>
<tr>
<th>Hexadecimal</th>
<th>Operator name</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PRIMARY MODE</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CB</td>
<td>INPUT CONVERT UPDATE</td>
<td>ICVU</td>
</tr>
<tr>
<td>CC</td>
<td>SET TO SINGLE-PRECISION TRUNCATED</td>
<td>SNGT</td>
</tr>
<tr>
<td>CD</td>
<td>SET TO SINGLE-PRECISION ROUNDED</td>
<td>SNGL</td>
</tr>
<tr>
<td>CE</td>
<td>SET TO DOUBLE-PRECISION</td>
<td>XTND</td>
</tr>
<tr>
<td>CF</td>
<td>INSERT MARK STACK</td>
<td>IMKS</td>
</tr>
<tr>
<td>D0</td>
<td>TABLE ENTER EDIT DELETE</td>
<td>TEED</td>
</tr>
<tr>
<td>D1</td>
<td>PACK DESTRUCTIVE</td>
<td>PACD</td>
</tr>
<tr>
<td>D2</td>
<td>EXECUTE SINGLE MICRO DELETE</td>
<td>EXSD</td>
</tr>
<tr>
<td>D3</td>
<td>TRANSFER WORDS DESTRUCTIVE</td>
<td>TWSD</td>
</tr>
<tr>
<td>D4</td>
<td>TRANSFER WORDS OVERWRITE DELETE</td>
<td>TWOD</td>
</tr>
<tr>
<td>D5</td>
<td>STRING ISOLATE</td>
<td>SISO</td>
</tr>
<tr>
<td>D6</td>
<td>SET EXTERNAL SIGN FLIP-FLOP</td>
<td>SXSN</td>
</tr>
<tr>
<td>D7</td>
<td>READ AND CLEAR OVERFLOW FLIP-FLOP</td>
<td>ROFF</td>
</tr>
<tr>
<td>D8</td>
<td>TABLE ENTER EDIT UPDATE</td>
<td>TEEU</td>
</tr>
<tr>
<td>D9</td>
<td>PACK UPDATE</td>
<td>PACU</td>
</tr>
<tr>
<td>DA</td>
<td>EXECUTE SINGLE MICRO UPDATE</td>
<td>EXSU</td>
</tr>
<tr>
<td>DB</td>
<td>TRANSFER WORDS UPDATE</td>
<td>TWSU</td>
</tr>
<tr>
<td>DC</td>
<td>TRANSFER WORDS OVERWRITE UPDATE</td>
<td>TWOU</td>
</tr>
<tr>
<td>DD</td>
<td>EXECUTE SINGLE MICRO SINGLE POINTER UPDATE</td>
<td>EXPU</td>
</tr>
<tr>
<td>DE</td>
<td>READ TRUE/FALSE FLIP-FLOP</td>
<td>TRFF</td>
</tr>
<tr>
<td>DF</td>
<td>MARK STACK BOUND TO NAME CALL</td>
<td>MKSN</td>
</tr>
<tr>
<td>E0</td>
<td>TRANSFER WHILE LESS DELETE</td>
<td>TLSD</td>
</tr>
<tr>
<td>E1</td>
<td>TRANSFER WHILE GREATER OR EQUAL DELETE</td>
<td>TGED</td>
</tr>
<tr>
<td>E2</td>
<td>TRANSFER WHILE GREATER DELETE</td>
<td>TGD</td>
</tr>
<tr>
<td>E3</td>
<td>TRANSFER WHILE LESS OR EQUAL DELETE</td>
<td>TLED</td>
</tr>
<tr>
<td>E4</td>
<td>TRANSFER WHILE EQUAL DELETE</td>
<td>TEQD</td>
</tr>
<tr>
<td>E5</td>
<td>TRANSFER WHILE NOT EQUAL DELETE</td>
<td>TNED</td>
</tr>
<tr>
<td>E6</td>
<td>TRANSFER CHARACTERS UNCONDITIONAL DELETE</td>
<td>TUND</td>
</tr>
<tr>
<td>E7</td>
<td>INDEX VIA ADDRESS COUPLE</td>
<td>INXA</td>
</tr>
<tr>
<td>E8</td>
<td>TRANSFER WHILE LESS UPDATE</td>
<td>TLSU</td>
</tr>
<tr>
<td>E9</td>
<td>TRANSFER WHILE GREATER OR EQUAL UPDATE</td>
<td>TGEU</td>
</tr>
<tr>
<td>EA</td>
<td>TRANSFER WHILE GREATER UPDATE</td>
<td>TGTE</td>
</tr>
<tr>
<td>EB</td>
<td>TRANSFER WHILE LESS OR EQUAL UPDATE</td>
<td>TLEU</td>
</tr>
<tr>
<td>EC</td>
<td>TRANSFER WHILE EQUAL UPDATE</td>
<td>TEQU</td>
</tr>
<tr>
<td>ED</td>
<td>TRANSFER WHILE NOT EQUAL UPDATE</td>
<td>TNEU</td>
</tr>
<tr>
<td>EE</td>
<td>TRANSFER CHARACTERS UNCONDITIONAL UPDATE</td>
<td>TNU</td>
</tr>
<tr>
<td>EF</td>
<td>INDEX AND LOAD VALUE VIA ADDRESS COUPLE</td>
<td>NXVA</td>
</tr>
<tr>
<td>F0</td>
<td>COMPARE CHARACTERS LESS DELETE</td>
<td>CLSD</td>
</tr>
<tr>
<td>F1</td>
<td>COMPARE CHARACTERS GREATER OR EQUAL DELETE</td>
<td>CGED</td>
</tr>
<tr>
<td>F2</td>
<td>COMPARE CHARACTERS GREATER DELETE</td>
<td>CGTD</td>
</tr>
<tr>
<td>F3</td>
<td>COMPARE CHARACTERS LESS OR EQUAL DELETE</td>
<td>CLED</td>
</tr>
<tr>
<td>F4</td>
<td>COMPARE CHARACTERS EQUAL DELETE</td>
<td>CEQD</td>
</tr>
</tbody>
</table>
### Table A-2. Operators, Numerical List (Cont)

<table>
<thead>
<tr>
<th>Hexadecimal</th>
<th>Operator name</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PRIMARY MODE</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>F5</td>
<td>COMPARE CHARACTERS NOT EQUAL DELETE</td>
<td>CNED</td>
</tr>
<tr>
<td>F6</td>
<td>STORE DELETE VIA ADDRESS COUPLE</td>
<td>STAD</td>
</tr>
<tr>
<td>F7</td>
<td>STORE NON-DELETE VIA ADDRESS COUPLE</td>
<td>STAN</td>
</tr>
<tr>
<td>F8</td>
<td>COMPARE CHARACTERS LESS UPDATE</td>
<td>CLSU</td>
</tr>
<tr>
<td>F9</td>
<td>COMPARE CHARACTERS GREATER OR EQUAL UPDATE</td>
<td>CGEU</td>
</tr>
<tr>
<td>FA</td>
<td>COMPARE CHARACTERS GREATER UPDATE</td>
<td>CGTU</td>
</tr>
<tr>
<td>FB</td>
<td>COMPARE CHARACTERS LESS OR EQUAL UPDATE COMPARE CHARACTERS EQUAL UPDATE</td>
<td>CEQU</td>
</tr>
<tr>
<td>FD</td>
<td>COMPARE CHARACTERS NOT EQUAL UPDATE</td>
<td>CNEU</td>
</tr>
<tr>
<td>FE</td>
<td>NO OPERATION</td>
<td>NOOP</td>
</tr>
<tr>
<td>FF</td>
<td>INVALID OPERATOR</td>
<td>NVLD</td>
</tr>
<tr>
<td><strong>VARIANT MODE</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9540</td>
<td>ZERO INTERRUPT_COUNT</td>
<td>ZIC</td>
</tr>
<tr>
<td>9541</td>
<td>RUNNING INDICATOR</td>
<td>RUNI</td>
</tr>
<tr>
<td>9542</td>
<td>SET TWO SINGLES TO DOUBLE</td>
<td>JOIN</td>
</tr>
<tr>
<td>9543</td>
<td>SET DOUBLE TO TWO SINGLES</td>
<td>SPLIT</td>
</tr>
<tr>
<td>9544</td>
<td>IDLE UNTIL INTERRUPT</td>
<td>IDLE</td>
</tr>
<tr>
<td>9545</td>
<td>SET INTERVAL TIMER</td>
<td>SINT</td>
</tr>
<tr>
<td>9546</td>
<td>ENABLE EXTERNAL INTERRUPTS</td>
<td>EEXI</td>
</tr>
<tr>
<td>9547</td>
<td>DISABLE EXTERNAL INTERRUPTS</td>
<td>DEXI</td>
</tr>
<tr>
<td>9549</td>
<td>WRITE TIME-OF-DAY</td>
<td>WTOD</td>
</tr>
<tr>
<td>954C</td>
<td>COMMUNICATE WITH UNIVERSAL I/O</td>
<td>CUIO</td>
</tr>
<tr>
<td>954E</td>
<td>READ PROCESSOR IDENTIFICATION</td>
<td>WHOI</td>
</tr>
<tr>
<td>9570</td>
<td>UNPACK LEFT-SIGNED DELETE</td>
<td>UPLD</td>
</tr>
<tr>
<td>9571</td>
<td>UNPACK RIGHT-SIGNED DELETE</td>
<td>UPRD</td>
</tr>
<tr>
<td>9572</td>
<td>PACK UNSIGNED</td>
<td>PKUD</td>
</tr>
<tr>
<td>9573</td>
<td>PACK LEFT-SIGNED</td>
<td>PKLD</td>
</tr>
<tr>
<td>9574</td>
<td>PACK RIGHT-SIGNED</td>
<td>PKRD</td>
</tr>
<tr>
<td>9575</td>
<td>INPUT CONVERT LEFT-SIGNED DELETE</td>
<td>ICLD</td>
</tr>
<tr>
<td>9576</td>
<td>INPUT CONVERT RIGHT-SIGNED DELETE</td>
<td>ICRD</td>
</tr>
<tr>
<td>9577</td>
<td>BINARY CONVERT TO DECIMAL</td>
<td>BCD</td>
</tr>
<tr>
<td>9578</td>
<td>UNPACK LEFT-SIGNED UPDATE</td>
<td>UPLUS</td>
</tr>
<tr>
<td>9579</td>
<td>UNPACK RIGHT-SIGNED UPDATE</td>
<td>UPRU</td>
</tr>
<tr>
<td>957F</td>
<td>DYNAMIC BINARY CONVERT TO DECIMAL</td>
<td>DBCD</td>
</tr>
<tr>
<td>9580</td>
<td>ASSERT</td>
<td>ASRT</td>
</tr>
<tr>
<td>9581</td>
<td>READ STACK NUMBER</td>
<td>RSNR</td>
</tr>
<tr>
<td>9582</td>
<td>RANGE TEST</td>
<td>RNGT</td>
</tr>
<tr>
<td>9583</td>
<td>DYNAMIC RANGE TEST</td>
<td>DRNT</td>
</tr>
<tr>
<td>9584</td>
<td>PAUSE UNTIL INTERRUPT</td>
<td>PAUS</td>
</tr>
<tr>
<td>9585</td>
<td>OCCURS INDEX</td>
<td>OCRX</td>
</tr>
<tr>
<td>9586</td>
<td>INTEGERIZE, DOUBLE-PRECISION, TRUNCATED</td>
<td>NTTD</td>
</tr>
<tr>
<td>9587</td>
<td>INTEGERIZE, DOUBLE-PRECISION, ROUNDED</td>
<td>NTGD</td>
</tr>
<tr>
<td>9588</td>
<td>ARITHMETIC MINIMUM</td>
<td>AMIN</td>
</tr>
<tr>
<td>958A</td>
<td>ARITHMETIC MAXIMUM</td>
<td>AMAX</td>
</tr>
<tr>
<td>5014954</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

A-9
### Table A-2. Operators, Numerical List (Cont)

<table>
<thead>
<tr>
<th>Hexadecimal</th>
<th>Operator name</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>958B</td>
<td>LEADING ONE TEST</td>
<td>LOG2</td>
</tr>
<tr>
<td>958C</td>
<td>LONG NAME CALL</td>
<td>LNMC</td>
</tr>
<tr>
<td>958D</td>
<td>LONG VALUE CALL</td>
<td>LVLC</td>
</tr>
<tr>
<td>958E</td>
<td>NORMALIZE</td>
<td>NORM</td>
</tr>
<tr>
<td>9592</td>
<td>READ EXTERNAL MEMORY CONTROL</td>
<td>REMC</td>
</tr>
<tr>
<td>9593</td>
<td>WRITE EXTERNAL MEMORY CONTROL</td>
<td>WEMC</td>
</tr>
<tr>
<td>9598</td>
<td>Read INTERNAL PROCESSOR STATE</td>
<td>RIPS</td>
</tr>
<tr>
<td>9599</td>
<td>WRITE INTERNAL PROCESSOR STATE</td>
<td>WIPS</td>
</tr>
<tr>
<td>95A4</td>
<td>WHAT MACHINE IDENTIFICATION</td>
<td>WATI</td>
</tr>
<tr>
<td>95A7</td>
<td>READ TIME-OF-DAY</td>
<td>RTOD</td>
</tr>
<tr>
<td>95AF</td>
<td>MOVE TO STACK</td>
<td>MVST</td>
</tr>
<tr>
<td>95B0</td>
<td>LOCK INTERLOCK</td>
<td>LOK</td>
</tr>
<tr>
<td>95B1</td>
<td>CONDITIONAL LOCK INTERLOCK</td>
<td>LOKC</td>
</tr>
<tr>
<td>95B2</td>
<td>UNLOCK INTERLOCK</td>
<td>UNLK</td>
</tr>
<tr>
<td>95B3</td>
<td>READ INTERLOCK STATUS</td>
<td>LKID</td>
</tr>
<tr>
<td>95B4</td>
<td>SET TAG FIELD</td>
<td>STAG</td>
</tr>
<tr>
<td>95B5</td>
<td>READ TAG FIELD</td>
<td>RTAG</td>
</tr>
<tr>
<td>95B6</td>
<td>ROTATE STACK UP</td>
<td>RSUP</td>
</tr>
<tr>
<td>95B7</td>
<td>ROTATE STACK DOWN</td>
<td>RSDN</td>
</tr>
<tr>
<td>95B8</td>
<td>READ PROCESSOR REGISTER</td>
<td>RPRR</td>
</tr>
<tr>
<td>95B9</td>
<td>SET PROCESSOR REGISTER</td>
<td>SPRR</td>
</tr>
<tr>
<td>95BA</td>
<td>READ WITH LOCK</td>
<td>RDLK</td>
</tr>
<tr>
<td>95BB</td>
<td>COUNT BINARY ONES</td>
<td>CBON</td>
</tr>
<tr>
<td>95BC</td>
<td>LOAD TRANSPARENT</td>
<td>LODT</td>
</tr>
<tr>
<td>95BD</td>
<td>LINKED LIST LOOK-UP</td>
<td>LLLL</td>
</tr>
<tr>
<td>95BE</td>
<td>MASKED SEARCH FOR EQUAL</td>
<td>SRCH</td>
</tr>
<tr>
<td>95BF</td>
<td>UNCONDITIONAL PROCESSOR HALT</td>
<td>STOP</td>
</tr>
<tr>
<td>95D0</td>
<td>UNPACK SIGNED DELETE</td>
<td>USND</td>
</tr>
<tr>
<td>95D1</td>
<td>UNPACK UNSIGNED DELETE</td>
<td>UPUD</td>
</tr>
<tr>
<td>95D2</td>
<td>TRANSFER WHILE FALSE DELETE</td>
<td>TWFD</td>
</tr>
<tr>
<td>95D3</td>
<td>TRANSFER WHILE TRUE DELETE</td>
<td>TWTD</td>
</tr>
<tr>
<td>95D4</td>
<td>SCAN WHILE FALSE DELETE</td>
<td>SWFD</td>
</tr>
<tr>
<td>95D5</td>
<td>SCAN WHILE TRUE DELETE</td>
<td>SWTU</td>
</tr>
<tr>
<td>95D7</td>
<td>TRANSLATE</td>
<td>TRNS</td>
</tr>
<tr>
<td>95D8</td>
<td>UNPACK SIGNED UPDATE</td>
<td>USNU</td>
</tr>
<tr>
<td>95D9</td>
<td>UNPACK UNSIGNED UPDATE</td>
<td>UPUU</td>
</tr>
<tr>
<td>95DA</td>
<td>TRANSFER WHILE FALSE UPDATE</td>
<td>TFU</td>
</tr>
<tr>
<td>95DB</td>
<td>TRANSFER WHILE TRUE UPDATE</td>
<td>TWTU</td>
</tr>
<tr>
<td>95DC</td>
<td>SCAN WHILE FALSE UPDATE</td>
<td>SWFU</td>
</tr>
<tr>
<td>95DD</td>
<td>SCAN WHILE TRUE UPDATE</td>
<td>SWTU</td>
</tr>
<tr>
<td>95DE</td>
<td>PRIMITIVE DISPLAY</td>
<td>SHOW</td>
</tr>
<tr>
<td>95DF</td>
<td>CONDITIONAL HALT</td>
<td>HALT</td>
</tr>
<tr>
<td>95F0</td>
<td>SCAN WHILE LESS DELETE</td>
<td>SLD</td>
</tr>
<tr>
<td>95F1</td>
<td>SCAN WHILE GREATER OR EQUAL DELETE</td>
<td>SGED</td>
</tr>
<tr>
<td>95F2</td>
<td>SCAN WHILE GREATER DELETE</td>
<td>SGTD</td>
</tr>
<tr>
<td>95F3</td>
<td>SCAN WHILE LESS OR EQUAL DELETE</td>
<td>SLED</td>
</tr>
<tr>
<td>95F4</td>
<td>SCAN WHILE EQUAL DELETE</td>
<td>SEQD</td>
</tr>
</tbody>
</table>
# System Architecture Reference Manual, Volume 2
## Operator Set

### Table A-2. Operators, Numerical List

<table>
<thead>
<tr>
<th>Hexadecimal</th>
<th>Operator name</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>VARIANT MODE</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>95F5</td>
<td>SCAN WHILE NOT EQUAL DELETE</td>
<td>SNED</td>
</tr>
<tr>
<td>95F6</td>
<td>DELAY</td>
<td>DLAY</td>
</tr>
<tr>
<td>95F8</td>
<td>SCAN WHILE LESS UPDATE</td>
<td>SLSU</td>
</tr>
<tr>
<td>95F9</td>
<td>SCAN WHILE GREATER OR EQUAL UPDATE</td>
<td>SGEU</td>
</tr>
<tr>
<td>95FA</td>
<td>SCAN WHILE GREATER UPDATE</td>
<td>SGTU</td>
</tr>
<tr>
<td>95FB</td>
<td>SCAN WHILE LESS OR EQUAL UPDATE</td>
<td>SLEU</td>
</tr>
<tr>
<td>95FC</td>
<td>SCAN WHILE EQUAL UPDATE SEQU</td>
<td>SNEU</td>
</tr>
<tr>
<td>95FD</td>
<td>SCAN WHILE NOT EQUAL UPDATE</td>
<td>NOOP</td>
</tr>
<tr>
<td>95FE</td>
<td>NO OPERATION</td>
<td>NVLD</td>
</tr>
<tr>
<td>95FF</td>
<td>INVALID OPERATOR</td>
<td></td>
</tr>
<tr>
<td><strong>EDIT MODE</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D0</td>
<td>MOVE WITH INSERT</td>
<td>MINS</td>
</tr>
<tr>
<td>D1</td>
<td>MOVE WITH FLOAT</td>
<td>MFLT</td>
</tr>
<tr>
<td>D2</td>
<td>SKIP FORWARD SOURCE CHARACTERS</td>
<td>SFSC</td>
</tr>
<tr>
<td>D3</td>
<td>SKIP REVERSE SOURCE CHARACTERS</td>
<td>SRSC</td>
</tr>
<tr>
<td>D4</td>
<td>RESET FLOAT</td>
<td>RSTF</td>
</tr>
<tr>
<td>D5</td>
<td>END FLOAT</td>
<td>ENDF</td>
</tr>
<tr>
<td>D6</td>
<td>MOVE NUMERIC UNCONDITIONAL</td>
<td>MVNU</td>
</tr>
<tr>
<td>D7</td>
<td>MOVE CHARACTERS</td>
<td>MCHR</td>
</tr>
<tr>
<td>D8</td>
<td>INSERT OVERPUNCH</td>
<td>INOP</td>
</tr>
<tr>
<td>D9</td>
<td>INSERT DISPLAY SIGN</td>
<td>INSG</td>
</tr>
<tr>
<td>DA</td>
<td>SKIP FORWARD DESTINATION CHARACTERS</td>
<td>SFDC</td>
</tr>
<tr>
<td>DB</td>
<td>SKIP REVERSE DESTINATION CHARACTERS</td>
<td>SRDC</td>
</tr>
<tr>
<td>DC</td>
<td>INSERT UNCONDITIONAL</td>
<td>INSU</td>
</tr>
<tr>
<td>DD</td>
<td>INSERT CONDITIONAL</td>
<td>INSC</td>
</tr>
<tr>
<td>DE</td>
<td>END EDIT</td>
<td>ENDE</td>
</tr>
<tr>
<td>DF</td>
<td>CONDITIONAL PROCESSOR HALT</td>
<td>HALT</td>
</tr>
</tbody>
</table>
APPENDIX B
OPERATOR REFERENCE SUMMARIES

GENERAL INFORMATION

Operators and common actions are listed alphabetically, and for each operator, the following information is given.

The Code-Stream Encoding Of The Operator

The number of code-stream syllables required by the operator is shown, and the operator encoding is defined to be a sequence composed of the opcode literal and, optionally, one or more parameters. The opcode literal is shown as a hexadecimal-string (such as "A3"), or, in some cases, as a binary value (such as 01). Parameters are specified as name:number-of-bits (such as op_psi:3). If the operator is not a primary-mode operator, the interpretation mode is shown following the operator encoding.

Clients

For most common actions, the invoking operators are listed.

Stack State Transformation

Stack state transformations are shown by diagrams, which illustrate inputs and outputs in order from top-of-stack downward:

Input items → Output items

The effect of the stack state transformation is that all inputs are consumed and all outputs are created. "Null →" and " → Null" indicate that the operator has no inputs or outputs, respectively. There is an implicit invariant: the item that was on the stack below the lowest input (if any) remains on the stack below the lowest output (if any), unaffected by the stack transformation of the operator. The input items are shown for the initial state of the operator; some operators have additional stack input arguments in restart state.

Initial stack items are denoted id: type(interpretation), where id and interpretation are optional. Type may be a data type as defined in section 1 of this manual, "Any" indicating no type restriction, or "*" indicating a required set of types as defined under Invalid Stack Argument interrupt. Id, if included, is a distinguishing name indicating how the item is to be used and establishing a reference for the final stack state. Interpretation is explicitly included if multiple interpretations of the type are possible.

Final stack items may be denoted type(interpretation), id, id', or as a set of types. Type(interpretation) is defined for initial stack items. Id and id' indicate the initial stack item of that name, the latter case having a modified value.

Interrupts That May Be Generated

Where relevant, a brief statement of the conditions under which the interrupt may occur is included. See Appendix C for explanation of the condition notation used and definition of nonstandard terms and abbreviations.
Symbols Used In This Appendix

Certain symbols used in this appendix represent status conditions, computation results, and comparison requirements. Other symbols that represent subset ranges, and subset units are also used throughout this appendix. These are as follows:

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>{a,b,c}</td>
<td>The set including items a, b, and c. All item relationships are proper. Item magnitude is not implied by the listing order.</td>
</tr>
<tr>
<td>[m:n]</td>
<td>The set of bits starting with m, the most-significant bit, that extends downward for n bits (including m).</td>
</tr>
<tr>
<td>[A+1]</td>
<td>The value of A, incremented +1.</td>
</tr>
<tr>
<td>a \rightarrow b</td>
<td>A linkage from position a that results in position b, or the value of b that results from use of a. If b is a set, a maps into the set b.</td>
</tr>
<tr>
<td>a \not\in {b,c,d}</td>
<td>a not present in set {b,c,d}.</td>
</tr>
<tr>
<td>a \not\rightarrow b</td>
<td>b not linked or obtained by use of a.</td>
</tr>
<tr>
<td>a &lt; b</td>
<td>a is less than b.</td>
</tr>
<tr>
<td>a &gt; b</td>
<td>a is greater than b.</td>
</tr>
<tr>
<td>a \neq b</td>
<td>a is not equal to b.</td>
</tr>
<tr>
<td>a \leq b</td>
<td>a is less than equal to b.</td>
</tr>
<tr>
<td>a \geq b</td>
<td>a is equal to or greater than b.</td>
</tr>
<tr>
<td>a \not\geq b</td>
<td>a is not equal to or greater than b.</td>
</tr>
<tr>
<td>SIRW.Lexical__Link</td>
<td>The Lexical__Link field in a SIRW word.</td>
</tr>
<tr>
<td>element__size</td>
<td>element__size bit.</td>
</tr>
</tbody>
</table>
# OPERATOR AND COMMON ACTION LISTING

The following is a listing of all operators and common actions.

## aACCE

<table>
<thead>
<tr>
<th>Name:</th>
<th>accidental entry</th>
</tr>
</thead>
<tbody>
<tr>
<td>Encoding:</td>
<td>none (common action)</td>
</tr>
<tr>
<td>Clients:</td>
<td>EVAL LVLC STAD STAN STOD STON VALC</td>
</tr>
</tbody>
</table>

**Stack State transformation:**
See the functional definition of aACCE in section 3

**Interrupts:**

<table>
<thead>
<tr>
<th>Inv Arg Value:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mem[F+1] = NIRW directly to PCW and PCW.ill &gt; 0 and PCW.ill - 1 ≠ NIRW.lambda or PCW.ill ≠in {0, MSCW.ill+1} or PCW.invalid.ill ≠ 0</td>
</tr>
</tbody>
</table>

**Stack-Overflow**
(new F) - (old F) ≠in {1 to 2**14 - 1} (MKST)

**Stack Structure:**
or (new F) - BOSR ≠in {0 to 2**16 - 1} + or new displacement ≠in {1 to 2**16 - 1} + or SIRW.lexical.link ≠ entered MSCW

Also see aLXCH – display update; aPRCW – code-stream pointer distribution.

## aCPY

<table>
<thead>
<tr>
<th>Name:</th>
<th>fetch copy descriptor</th>
</tr>
</thead>
<tbody>
<tr>
<td>Encoding:</td>
<td>none (common action)</td>
</tr>
<tr>
<td>Clients:</td>
<td>INDX INXA LOAD NXLN: generation of Presence Bit, Invalid Object, Invalid Reference Chain, and Binding Request interrupts</td>
</tr>
</tbody>
</table>

**Stack state transformation:**
not applicable

**Interrupts:**
none
aFOP

Name: fetch operand value
Encoding: none (common action)
Clients: LOAD NXLV NXVA LVLC VALC
Stack state transformation: not applicable
Interrupts:
Inv Object: second-word of double (obtained by means of IRW) has tag $\neg= 2$
or second-word of double (obtained by means of IndexedDD) has odd tag

aINTE

Name: interrupt entry
Encoding: none (common action)
Clients: all operators and actions that generate interrupts
Stack state transformation: See the functional definition of aINTE in section 3
Interrupts:
Binding Request: IRW chain $\rightarrow$ DD with element_size = 7
Inv Arg Value: Mem[F+1]=NIRW directly to PCW and PCW.ll $>$
and PCW.ll - 1 $\neg=$ NIRW.lambda
or PCW.ll $\neg$in {0, MSCW.ll+1}
or PCW.invalid_ll $\neg=$ 0
Inv Ref Chain: IRW chain $= \rightarrow$
(PCW, or DD with element_size = 7)
Inv Stack Arg: M[F+1] (from interrupt_reference) not IRW
Stack-Overflow
Stack Structure: S $\leq$ F or SIRW.lexical_link $\not\geq$ entered MSCW

Also see aLXCH -- display update; NIRW evaluation; aLXLK -- SIRW evaluation; aPRCW -- code-stream pointer distribution.
a1SX

Name: integer subset exception
Encoding: none (common action)
Clients: MVST RPRR SINT SPRR WTOD
Stack state transformation: not applicable
Interrupts:
Int Overflow: argument not sp integer (*)
Inv Arg Value: argument not k-bit integer (*)
Inv Stack Arg: argument not operand or not k-bit integer

(* Int Overflow and Inv Arg Value are alternatives for some cases of Inv Stack Arg: see action definition.)

aLXCH

Name: traverse lexical chain
Encoding: none (common action)
Clients: address-couple parameter evaluation:
INXA NXVA LVLC MKSN-NAMC STAD STAN VALC NIRW
address-couple evaluation: aINTE DBFL DBTR DBUN ENTR EVAL INDEX LKID LOAD LODT LOK LOKC
NXLN NXLV OVRD OVRN RDLK STFF STOD STON UNLK (sdll,sdi) address-couple evaluation: aPRCW
display update: aACCE aINTE ENTR EXIT MVST RETN
Stack state transformation: not applicable
Interrupts:
Stack Structure: For i in levels traversed:
Mem[LexLink to level i] \( \leftarrow \) entered MSCW
or MSCW.lex_level \( \leftarrow \) i

Also see aLXLK (MSCW.stack_number, MSCW.displacement).
### aLXLK

<table>
<thead>
<tr>
<th>Name:</th>
<th>evaluate lexical link</th>
</tr>
</thead>
<tbody>
<tr>
<td>Encoding:</td>
<td>none (common action)</td>
</tr>
<tr>
<td>Clients:</td>
<td>MSCW lexical link evaluation: aLXCH</td>
</tr>
<tr>
<td>SIRW eval:</td>
<td>aINTE ENTR EVAL INDX INXA LKID LOAD LODT LOK LOKC LVLC MKSN-NAMC NXLN NXLV NXVA OVRD OVRI RDLK STAD STAN STOD STON VALC UNLK</td>
</tr>
<tr>
<td>Stack state transformation:</td>
<td>not applicable</td>
</tr>
<tr>
<td>Interrupts:</td>
<td>stack_number ( \in {0 \text{ to } \text{SVD.length-1}} )</td>
</tr>
<tr>
<td>Inv Index:</td>
<td>Mem[AbsentCopyDD.address] not original DD or stack-vector descriptor not unpaged original SingleDD or stack descriptor not unpaged unindexed SingleDD</td>
</tr>
<tr>
<td>Inv Object:</td>
<td>stack descriptor</td>
</tr>
</tbody>
</table>

### aPRCW

<table>
<thead>
<tr>
<th>Name:</th>
<th>distribute PCW/RCW code-stream pointer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Encoding:</td>
<td>none (common action)</td>
</tr>
<tr>
<td>Clients:</td>
<td>aACCE aINTE DBFL DBTR DBUN ENTR EXIT RETN</td>
</tr>
<tr>
<td>Stack state transformation:</td>
<td>not applicable</td>
</tr>
<tr>
<td>Interrupts:</td>
<td>(PCW or RCW).psi ( \in {0 \text{ to } 5} )</td>
</tr>
<tr>
<td>Inv Arg Value:</td>
<td>(PCW or RCW).pwi ( \in {0 \text{ to } \text{CSD.seg.length-1}} )</td>
</tr>
<tr>
<td>Inv Index:</td>
<td>code-segment</td>
</tr>
<tr>
<td>Presence Bit:</td>
<td>code-segment</td>
</tr>
</tbody>
</table>
ADD

Name: add
Encoding: 1 syllable ("80")

Stack state transformation:

<table>
<thead>
<tr>
<th>opnd(numeric)</th>
</tr>
</thead>
<tbody>
<tr>
<td>opnd(numeric) =&gt; opnd(numeric)</td>
</tr>
</tbody>
</table>

Interrupts:
Exp Overflow: R(x + y) = exponent value too big
Inv Stack Arg: TOS not opnd or TOS2 not opnd Stack-Underflow

AMAX

Name: arithmetic maximum
Encoding: 2 syllables ("958A") Variant

Stack state transformation:

<table>
<thead>
<tr>
<th>opnd(numeric)</th>
</tr>
</thead>
<tbody>
<tr>
<td>opnd(numeric) =&gt; opnd(numeric)</td>
</tr>
</tbody>
</table>

Interrupts:
Inv Stack Arg: TOS not opnd or TOS2 not opnd
Stack-Underflow

AMIN

Name: arithmetic minimum
Encoding: 2 syllables ("9588") Variant
Otherwise see AMAX.
ASRT

Name: assert
Encoding: 3 syllables ("9580", interrupt_code:8) Variant
Stack state transformation: \[
\text{opnd (Boolean)} \rightarrow \text{Null}
\]

Interrupts:
Inv Stack Arg: TOS not operand
False Assertion: \text{opnd NOT Boolean True}

BCD

Name: binary convert to decimal
Encoding: 3 syllables ("9577", N:8) Variant
Stack state transformation: \[
\text{opnd (numeric)} \rightarrow \text{opnd (BCD)}
\]

Interrupts:
Int Overflow: TOS not dp integer
Inv Code Param: N > 24
Inv Stack Arg: TOS not opnd

BRFL

Name: branch false
Encoding: 3 syllables ("A0", op_psi:3, op_pwi:13)
Stack state transformation: \[
\text{opnd (Boolean)} \rightarrow \text{Null}
\]

Interrupts:
Inv Code Param: op_psi > 5
Inv Index: \text{op_pwi} \notin \{0 \text{ to CSD.seg.length-1}\}
Inv Stack Arg: TOS not operand
BRTR
Name: branch true
Encoding: 3 syllables ("A1", op_psi:3, op_pwi:13)
Otherwise see BRFL.

BRST
Name: bit reset
Encoding: 2 syllables ("9E", Db:8)
Stack state transformation:
\[
\text{dest: any(bit-vector)} \Rightarrow \text{dest}'
\]
Interrupts:
Inv Code Param: Db > 47
Stack-Underflow

BRUN
Name: branch unconditional
Encoding: 3 syllable ("A2", op_psi:3, op_pwi:13)
State stack transformation: none
Interrupts:
Inv Code Param: op_psi > 5
Inv Index: op_pwi \( \notin \{0 \text{ to CSD.seg.length-1}\}\)

BSET
Name: bit set
Encoding: 2 syllables ("96", Db:8)
Otherwise see BRST.

CBON
Name: count binary ones
Encoding: 2 syllables ("95BB") Variant
Stack state transformation:
\[
\text{opnd(bit-vector)} \Rightarrow \text{7-bit integer}
\]
Interrupts:
Inv Stack Arg: TOS not opnd
Stack-Underflow
CEQD

Name: compare characters equal delete
Encoding: 1 syllable ("F4")
Stack state transformation:

<table>
<thead>
<tr>
<th>len: opnd(integer)</th>
</tr>
</thead>
<tbody>
<tr>
<td>source2: *</td>
</tr>
<tr>
<td>source1: desc</td>
</tr>
</tbody>
</table>

Interrupts:

Int Overflow: len not sp integer
Inv Arg Value: source1/source2 Pointer.char_index out of range or len > 2**20 - 1
Inv Index: source1'/source2' word index in {0 to 2**16 - 1}
Inv Object: Mem[AbsentCopyDD.address] not original DD
Inv Stack Arg: len not opnd
or source1 not {IndexedDD, opnd}
or source2 not {IndexedDD, opnd}
or (source1 = EBCDIC(hex) and source2 = hex(EBCDIC))
Paged Array: source1 or source2 Pointer
Presence Bit: source1 or source2 Pointer
Stack-Underflow

CEQU

Name: compare characters equal update
Encoding: 1 syllable ("FC")
Stack state transformation:

<table>
<thead>
<tr>
<th>len: opnd(integer)</th>
</tr>
</thead>
<tbody>
<tr>
<td>source2: *</td>
</tr>
<tr>
<td>source1: desc</td>
</tr>
</tbody>
</table>

Interrupts: same as CEQD.

CGED

Name: compare characters greater or equal delete
Encoding: 1 syllable ("F1")
Otherwise see CEQD.
CGEU
Name: compare characters greater or equal update
Encoding: 1 syllable ("F9")
Otherwise see CEQU.

CGTD
Name: compare characters greater delete
Encoding: 1 syllable ("F2")
Otherwise see CEQD.

CGTU
Name: compare characters greater update
Encoding: 1 syllable ("FA")
Otherwise see CEQU.

CHSN
Name: change sign
Encoding: 1 syllable ("8E")
Stack state transformation:

| num: opnd(numeric) | => | num' |

Interrupts:
Inv Stack Arg: num not opnd
Stack-Underflow

CLED
Name: compare characters less or equal delete
Encoding: 1 syllable ("F3")
Otherwise see CEQD.

CLEU
Name: compare characters less or equal update
Encoding: 1 syllable ("FB")
Otherwise see CEQU.
CLSD

Name: compare characters less delete
Encoding: 1 syllable ("F0")
Otherwise see CEQD.

CLSU

Name: compare characters less update
Encoding: 1 syllable ("F8")
Otherwise see CEQU.

CNED

Name: compare characters not equal delete
Encoding: 1 syllable ("F5")
Otherwise see CEQD.

CNEU

Name: compare characters not equal update
Encoding: 1 syllable ("FD")
Otherwise see CEQU.

CUIO

Name: communicate with Universal I/O
Encoding: 2 syllables ("954C") Variant
Stack state transformation:

| iocb: SingleDD | => Null |

Interrupts:
Inv Arg Value: Mem[iocb].[47:16] ⊭ hex"10CB"
Inv Stack Arg: iocb not present unpaged unindexed copy
Stack-Underflow SingleDD
**DBCD**

**Name:** dynamic binary convert to decimal  
**Encoding:** 2 syllables ("957F") Variant  
**Stack state transformation:**  

| N: opnd(integer) | => | B: opnd(numeric) | opnd(BCD) |

**Interrupts:**  
Int Overflow: N not sp integer or B not dp integer  
Inv Arg Value: N \( \notin \{0 \text{ to } 24\} \)  
Inv Stack Arg: N not opnd or B not opnd

**DBFL**

**Name:** dynamic branch false  
**Encoding:** 1 syllable ("A8")  
**Stack state transformation:**  

| \( \text{branch-dest}: * \) | \| | \| | \( \text{opnd(Boolean)} \) | \( \Rightarrow \text{Null} \) |

**Interrupts:**  
same as DBUN, plus:  
Inv Stack Arg: opnd(Boolean) not operand

**DBRS**

**Name:** dynamic bit reset  
**Encoding:** 1 syllable ("9F")  
**Stack state transformation:**  

| \( \text{db: opnd(integer)} \) | \| | \| | \( \text{dest: any(bit-vector)} \) | \( \Rightarrow \text{dest'} \) |

**Interrupts:**  
Int Overflow: db not sp integer  
Inv Arg Value: db \( \notin \{0 \text{ to } 47\} \)  
Inv Stack Arg: db not opnd  
Stack-Underflow
DBST

Name: dynamic bit set
Encoding: 1 syllable ("97")
Otherwise see DBRS.

DBTR

Name: dynamic branch true
Encoding: 1 syllable ("A9")
Otherwise see DBFL.

DBUN

Name: dynamic branch unconditional
Encoding: 1 syllable ("AA")

Stack state transformation:

| branch-dest: (*) | => Null |

Interrupts:

Int Overflow: branch-dest opnd not sp integer
Inv Arg Value: PCW.ll \(\not=\) LL
or branch-dest opnd \(\not\in\) \{0 to \(2^{14}-1\}\)
(optionally reportable as Invalid Index) or
PCW.sdll \(\not=\) SDLL
Inv Index: branch-dest opnd.dyn_pwi
\(\not\in\) \{0 to CSD.seg_length-1\}
Inv Object: NIRW \(\Rightarrow\) PCW
Inv Reference: NIRW
Inv Stack Arg: branch-dest not \{opnd,PCW,NIRW\}
Stack-Underflow

Also see aLXCH – NIRW evaluation; aPRCW – code-stream pointer distribution.

DEXI

Name: disable external interrupts
Encoding: 2 syllables ("9547") Variant
Stack state transformation: none
Interrupts: none
DFTR

Name: dynamic field transfer
Encoding: 1 syllable ("99")
Stack state transformation:

```
len: opnd(integer)
-----
sb: opnd(integer)
-----
db: opnd(integer)
-----
source: any(bit-vector)
-----
dest: any(bit-vector)  ==>  dest'
```

Interrupts:
Int Overflow: len or sb or db not sp integer
Inv Arg Value: len \~in\ \{0 to 48\} or sb \~in\ /0 to 47\} or db \~in\ \{0 to 47\}
Inv Stack Arg: len not opnd
or sb not opnd
or db not opnd
Stack-Underflow

DINS

Name: dynamic field insert
Encoding: 1 syllable ("9D")
Stack state transformation:

```
source: any(bit-vector)
-----
len: opnd(integer)
-----
db: opnd(integer)
-----
dest: any(bit-vector)  ==>  dest'
```

Interrupts:
Int Overflow: len or db not sp integer
Inv Arg Value: len \~in\ \{0 to 48\} or db \~in\ \{0 to 47\}
Inv Stack Arg: len not opnd or db not opnd
Stack-Underflow
DISO

Name: dynamic field isolate
Encoding: 1 syllable ("9B")
Stack state transformation:

<table>
<thead>
<tr>
<th>len: opnd(integer)</th>
</tr>
</thead>
<tbody>
<tr>
<td>sp</td>
</tr>
<tr>
<td>sb: opnd(integer)</td>
</tr>
<tr>
<td>source: any(bit-vector) =&gt; sp</td>
</tr>
</tbody>
</table>

Interrupts:
Int Overflow: len or sb not sp integer
Inv Arg Value: len \(\in\{0 \text{ to } 48\}\) or sb \(\in\{0 \text{ to } 47\}\)
Inv Stack Arg: len not opnd or sb not opnd
Stack-Underflow

DIVD

Name: divide
Encoding: 1 syllable ("83")
Stack state transformation:

<table>
<thead>
<tr>
<th>opnd(numeric)</th>
</tr>
</thead>
<tbody>
<tr>
<td>opnd(numeric) =&gt; opnd(numeric)</td>
</tr>
</tbody>
</table>

Interrupts:
Divide by Zero: TOS opnd = 0
Exp Overflow: \(R(x/y) = \) exponent value too big
Exp Underflow: \(R(x/y) = \) exponent value too small
Inv Stack Arg: TOS not opnd or TOS2 not opnd
Precision Loss: \(R(x/y) \neq R^*(x/y)\)
Stack-Underflow

DLAY

Name: delay
Encoding: 3 syllables ("95F6", N:8) Variant
Stack state transformation: none
Interrupts: none
### DLET

**Name:** delete top-of-stack  
**Encoding:** 1 syllable ("B5")  
**Stack state transformation:**
```
any => Null
```
**Interrupts:**  
Stack-Underflow

### DRNT

**Name:** dynamic range test  
**Encoding:** 2 syllables ("9583") Variant  
**Stack state transformation:**
```
H: opnd(numeric)  
L: opnd(numeric)  
X: opnd(numeric)  

H not operand or L not operand or X not operand
```
**Interrupts:**  
Inv Stack Arg: H not operand or L not operand or X not operand  
Stack-Underflow

### DSLF

**Name:** dynamic scale left  
**Encoding:** 1 syllable ("C1")  
**Stack state transformation:**
```
sf: opnd(integer)  
opnd(numeric) => opnd(integer)
```
**Interrupts:**  
Int Overflow: sf not sp integer or TOS2 not dp integer  
Inv Arg Value: sf not in {0 to 12}  
Inv Stack Arg: sf not opnd or TOS2 not opnd  
Stack-Underflow
DSRF

Name: dynamic scale right final
Encoding: 1 syllable ("C7")
Stack state transformation:

\[
\begin{align*}
\text{sf}: & \text{opnd(integer)} \\
\text{opnd(numeric)} & \Rightarrow \text{sp(BCD)} \\
\end{align*}
\]

Interrupts:
Int Overflow: \( \text{sf not sp integer or TOS2 not dp integer} \)
Inv Arg Value: \( \text{sf} \not\in \{0 \text{ to } 12\} \)
Inv Stack Arg: \( \text{sf not opnd or TOS2 not opnd} \)
Stack-Underflow

DSRR

Name: dynamic scale right rounded
Encoding: 1 syllable ("C9")
Stack state transformation:

\[
\begin{align*}
\text{sf}: & \text{opnd(integer)} \\
\text{opnd(numeric)} & \Rightarrow \text{opnd(integer)} \\
\end{align*}
\]

Interrupts:
Int Overflow: \( \text{sf not sp integer or TOS2 not dp integer} \)
Inv Arg Value: \( \text{sf} \not\in \{0 \text{ to } 12\} \)
Inv Stack Arg: \( \text{sf not opnd or TOS2 not opnd} \)
Stack-Underflow

DSRS

Name: dynamic scale right save
Encoding: 1 syllable ("C5")
Stack state transformation:

\[
\begin{align*}
\text{sf}: & \text{opnd(integer)} \\
\text{opnd(numeric)} & \Rightarrow \text{opnd(integer)} \\
\text{sp(BCD)} & \\
\end{align*}
\]

Interrupts:
Int Overflow: \( \text{sf not sp integer or TOS2 not dp integer} \)
Inv Arg Value: \( \text{sf} \not\in \{0 \text{ to } 12\} \)
Inv Stack Arg: \( \text{sf not opnd or TOS2 not opnd} \)
Stack-Underflow
DSRT

Name: dynamic scale right truncate
Encoding: 1 syllable ("C3")
Otherwise see DSRR.

DUPL

Name: duplicate top-of-stack
Encoding: 1 syllable ("B7")
Stack state transformation:

\[
\text{item1: any} \implies \text{item1}
\]

Interrupts:
Stack-Overflow
Stack-Underflow

EEXI

Name: enable external interrupts
Encoding: 2 syllables ("9546") Variant
Stack state transformation: none
Interrupts: none

ENDE

Name: end edit
Encoding: 1 syllable ("DE") Edit
Stack state transformation: none, except to establish final stack state for TEEU
Interrupts:
Inv Index: source' or dest' word index \( \neg \) in \( \{0 \) to \( 2^{16} - 1\} \)
ENDF

Name: end float
Encoding: 3 syllables ("D5", MinusChar:8, PlusChar:8)
Edit

Stack state transformation: none
Interrupts:

Inv Index: dest' word index \( \in \{0 \text{ to } 2^{16} - 1\} \)
Memory Protect: read-only dest pointer
Paged Array: dest pointer
Stack-Overflow: If table-edit, update for Paged Array interrupt
ENTR

Name: enter
Encoding: 1 syllable ("AB")
Stack state transformation:

S--> n parameters
head of IRW chain --> to PCW
F--> inactive MSCW
D[LL]--> active MSCW

Before ENTR Operator

IRW chain → DD with element_size = 7
Inv Arg Value: Mem[F+1] = NIRW directly to PCW and PCW.
and PCW.ll - 1 = NIRW.lambda
or PCW.ll in {0, MSCW.ll+1}
or PCW.invalid_ll = 0

Inv Reference: NIRW
Inv Ref Chain: IRW chain = → (PCW, or DD with element_size = 7)
Inv Stack Arg: Mem[F+1] not IRW
Stack Structure: S ≤ F or Mem[F] = inactive MSCW
or SIRW.lexical_link ≥ entered MSCW
or new displacement in {1 to 2**16 - 1}

Also see aLXCH – NIRW evaluation; display update; aLXLK – SIRW evaluation; aPRCW – code-stream pointer distribution.
EQU

Name: equal to
Encoding: 1 syllable ("8C")
Stack state transformation:

\[
\begin{align*}
\text{opnd (numeric)} & \Rightarrow \text{sp (Boolean)} \\
\text{opnd (numeric)} & \Rightarrow \text{sp (Boolean)}
\end{align*}
\]

Interrupts:
Inv Stack Arg: TOS not opnd or TOS2 not opnd
Stack-Underflow

EVAL

Name: evaluate
Encoding: 1 syllable ("AC")
Stack state transformation:

\[
\begin{align*}
\text{ref: } & \Rightarrow \{\text{IRW, IndexedWordDD}\}
\end{align*}
\]

Interrupts:
Inv Reference: NIRW
Inv Ref Chain: see functional definition in Section 3
Inv Stack Arg: ref not \{IRW, IndexedWordDD\}
Stack-Underflow

Also see aACCE \rightarrow IRW \rightarrow PCW; aLXCH \rightarrow NIRW evaluation; aLXLK \rightarrow SIRW evaluation.

EXCH

Name: exchange top-of-stack
Encoding: 1 syllable ("B6")
Stack state transformation:

\[
\begin{align*}
\text{item1: any} & \Rightarrow \text{item2} \\
\text{item2: any} & \Rightarrow \text{item1}
\end{align*}
\]

Interrupts:
Stack-Underflow
EXIT

Name: exit
Encoding: 1 syllable ("A3")

Stack state transformation:

BEFORE exit (LL = m)

<table>
<thead>
<tr>
<th>D[LL], F--&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>RCW</td>
</tr>
<tr>
<td>MSCW</td>
</tr>
</tbody>
</table>

T05m item

<table>
<thead>
<tr>
<th>topmost AR (at level m)</th>
</tr>
</thead>
<tbody>
<tr>
<td>prior AR (at level n)</td>
</tr>
</tbody>
</table>

AFTER exit (LL = n)

<table>
<thead>
<tr>
<th>D[LL], F--&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>RCW</td>
</tr>
<tr>
<td>MSCW</td>
</tr>
</tbody>
</table>

T05n item

Interrupts:
Block Exit: RCW.block__exit = 1
Stack Structure:
Mem[D[LL] + 1] ← RCW
or Mem[D[LL]] ← entered MSCW
or MSCW.history__link = 0
or HistLink ≤ BOSR
or Stack[HistLink] ← MSCW
or RCW.ll ← MSCW.ll
(First entered MSCW on historical chain)

Also see aLXCH — display update; aPRCW — code-stream pointer distribution.
### EXPU

**Name:**
execute single edit operator, single pointer update

**Encoding:**
1 syllable ("DD")

**Stack state transformation:**

<table>
<thead>
<tr>
<th>len: opnd(integer)</th>
<th>=&gt;</th>
<th>ptr</th>
</tr>
</thead>
<tbody>
<tr>
<td>ptr: desc</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Interrupts:**

- **Int Overflow:** len not sp integer
- **Inv Arg Value:** dest Pointer.char_index out of range or len > 2**20-1
- **Inv Object:** Mem[AbsentCopyDD.address] not original DD
- **Inv Stack Arg:** len not opnd or ptr not IndexedDD
- **Presence Bit:** ptr
- **Stack-Underflow**

### EXSD

**Name:**
execute single edit operator delete

**Encoding:**
1 syllable ("D2")

**Stack state transformation:**

<table>
<thead>
<tr>
<th>len: opnd(integer)</th>
<th>=&gt;</th>
<th>Null</th>
</tr>
</thead>
<tbody>
<tr>
<td>source: *</td>
<td></td>
<td></td>
</tr>
<tr>
<td>dest: desc</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Interrupts:**

- **Int Overflow:** len not sp integer
- **Inv Arg Value:** source/dest Pointer.char_index out of range or len > 2**20-1
- **Inv Object:** Mem[AbsentCopyDD.address] not original DD
- **Inv Stack Arg:** len not opnd or source not {IndexedDD,opnd} or dest not IndexedDD
- **Presence Bit:** source or dest pointer
- **Stack-Underflow**
EXSU

Name: execute single edit operator update
Encoding: 1 syllable ("DA")
Stack state transformation:

\[
\begin{array}{c}
\text{len: opnd (integer)} \\
\text{source: \#} \\
\text{dest: desc}
\end{array}
\rightarrow
\begin{array}{c}
\text{source'} \\
\text{dest'}
\end{array}
\]

NOTE

Note: final stack state produced at completion of subsequent edit micro-operator.

Interrupts: same as EXSD.

FLTR

Name: field transfer
Encoding: 4 syllables ("98", Db:8, Sb:8, Len:8)
Stack state transformation:

\[
\begin{array}{c}
\text{source: any (bit-vector)} \\
\text{dest: any (bit-vector)}
\end{array}
\rightarrow
\begin{array}{c}
\text{dest'}
\end{array}
\]

Interrupts:

Inv Code Param: Db > 47 or Sb > 47 or Len > 48
Stack-Underflow

GREQ

Name: greater than or equal to
Encoding: 1 syllable ("89")
Otherwise see EQUL.

GRTR

Name: greater than
Encoding: 1 syllable ("8A")
Otherwise see EQUL.
HALT

Name: conditional processor halt
Encoding: 2 syllables ("95DF") Variant
Stack state transformation: none
Interrupts: none

ICLD

Name: input convert left-signed delete
Encoding: 2 syllables ("9575") Variant
Otherwise see ICUD.

ICRD

Name: input convert right-signed delete
Encoding: 2 syllables ("9576") Variant
Otherwise see ICUD.

ICUD

Name: input convert unsigned delete
Encoding: 1 syllable ("A4")
Stack state transformation:

<table>
<thead>
<tr>
<th>len: opnd(integer)</th>
<th>source: *</th>
<th>=&gt;</th>
<th>opnd(integer)</th>
</tr>
</thead>
</table>

Result is sp if ABS(integer)<8**13, dp otherwise.

Interrupts:
Int Overflow: len not sp integer
Inv Arg Value: len > 23
or source Pointer.char_index out of range
Inv Index: source' word index \(\in\{0\text{ to }2^{16}-1\}\)
Inv Object: Mem[AbsentCopyDD.address] not original DD
Inv Stack Arg: len not opnd or source not \{IndexedDD, opnd\}
Paged Array: source pointer
Presence Bit: source pointer
Stack-Overflow: update for Paged Array interrupt
Stack-Underflow
ICVD

Name: input convert delete
Encoding: 1 syllable ("CA")
Otherwise see ICUD.

ICVU

Name: input convert update
Encoding: 1 syllable ("CB")
Stack state transformation:

\[
\begin{align*}
\text{len: } & \text{opnd(integer)} \\
\text{source: } & \ast \\
\Rightarrow & \text{source'} \\
& \text{opnd(integer)}
\end{align*}
\]

NOTE
Result is sp if \(\text{ABS(integer) < 8**13}\), dp otherwise.

Interrupts: same as ICUD.

IDIV

Name: integer divide
Encoding: 1 syllable ("84")
Stack state transformation:

\[
\begin{align*}
\text{opnd(numeric)} \\
\text{opnd(numeric)} \\
\Rightarrow & \text{opnd(integer)}
\end{align*}
\]

Interrupts:
Divide by Zero: TOS opnd = 0
Int Overflow: result not sp or dp integer
(Result type depends on argument types.)
Inv Stack Arg: TOS not opnd or TOS2 not opnd
Stack-Underflow

IDLE

Name: idle until interrupt
Encoding: 2 syllables ("9544") Variant
Stack state transformation: none
Interrupts: An external interrupt occurs at the end of the operator.
IMKS

Name: insert mark stack
Encoding: 1 syllable ("CF")
Stack state transformation:

```
<table>
<thead>
<tr>
<th>item1: any</th>
<th>item1</th>
</tr>
</thead>
<tbody>
<tr>
<td>item2: any</td>
<td>item2</td>
</tr>
<tr>
<td></td>
<td>inactive MSCW</td>
</tr>
</tbody>
</table>
```

Interrupts: same as MKST, plus:
Stack-Underflow
INDX

Name: index
Encoding: 1 syllable ("A6")
Stack state transformation:

```
| desc-ind: *                          | panel    |
| index: opnd(integer) => IndexedDD    |
```

Interrupts:

Binding Request: IRW chain \(\rightarrow\) DD with element\_size = 7
or desc-ind is copy DD with element\_size = 7

Int Overflow: index not sp integer

Inv Index:

index \(\rightleftharpoons\) in \(\{0\) to DD.length-1\}
or (unpaged CharDD and word index \(\rightleftharpoons\) in \(\{0\) to \(2^{16}-1\)}
or (unpaged DoubleDD and (doubled) word index \(\rightleftharpoons\) in \(\{0\) to \(2^{20}-1\)}

Inv Object: Mem[AbsentCopyDD.address] not original DD

Inv Reference: NIRW

Inv Ref Chain: IRW chain = \(\rightarrow\) (unindexed WordDD,
unindexed CharDD, or DD with element\_size = 7)

Inv Stack Arg: desc-ind not \{unindexed copy WordDD,
unindexed copy CharDD,IRW\} or index not opnd

Presence Bit: page table

Page Struct Err: paged DD [page index] = \(\rightarrow\) unpaged
original SingleDD

Stack-Underflow

Also see aLXCH – NIRW evaluation; aLXLK – SIRW evaluation.
### INOP

<table>
<thead>
<tr>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Name</td>
<td>insert overpunch</td>
</tr>
<tr>
<td>Encoding</td>
<td>1 syllable (&quot;D8&quot;) Edit</td>
</tr>
<tr>
<td>Stack state transformation</td>
<td>none</td>
</tr>
<tr>
<td>Interrupts</td>
<td></td>
</tr>
<tr>
<td>Inv Index</td>
<td>dest' word index \in {0 to 2^{16} - 1}</td>
</tr>
<tr>
<td>Inv Stack Arg</td>
<td>dest.element_size = hex</td>
</tr>
<tr>
<td>Memory Protect</td>
<td>read_only dest pointer</td>
</tr>
<tr>
<td>Paged Array</td>
<td>dest pointer</td>
</tr>
<tr>
<td>Stack-Overflow</td>
<td>If table-edit, update for Paged Array \ interrupt.</td>
</tr>
</tbody>
</table>

### INSC

<table>
<thead>
<tr>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Name</td>
<td>insert conditional</td>
</tr>
<tr>
<td>Encoding</td>
<td>3 syllables (&quot;DD&quot;, ZeroChar:8, NonZeroChar:8) Edit</td>
</tr>
<tr>
<td></td>
<td>4 syllables (&quot;DD&quot;, Length:8, ZeroChar:8, NonZeroChar:8) Table edit</td>
</tr>
<tr>
<td>Stack state transformation</td>
<td>none</td>
</tr>
<tr>
<td>Interrupts</td>
<td></td>
</tr>
<tr>
<td>Inv Index</td>
<td>dest' word index \in {0 to 2^{16} - 1}</td>
</tr>
<tr>
<td>Memory Protect</td>
<td>read_only dest pointer</td>
</tr>
<tr>
<td>Paged Array</td>
<td>dest pointer</td>
</tr>
<tr>
<td>Stack-Overflow</td>
<td>If table-edit, update for Paged Array \ interrupt.</td>
</tr>
</tbody>
</table>
INSG

Name: insert display sign
Encoding: 3 syllables ("D9", MinusChar:8, PlusChar:8) Edit
Stack state transformation: none
Interrupts: Inv Index: dest' word index \( \in \{0 \text{ to } 2^{**16} - 1\}\)
Inv Stack Arg: dest.element_size = hex
Memory Protect: read_only dest pointer
Paged Array: dest pointer
Stack-Overflow: If table-edit, update for Paged Array interrupt.

INSR

Name: field insert
Encoding: 3 syllables ("9C", Db:8, Len:8)
Stack state transformation:

\[
\begin{array}{c|c}
\text{source: any (bit-vector)} & \text{dest: any (bit-vector)} \\
\hline
\text{dest: any (bit-vector)} & \Rightarrow \text{dest'}
\end{array}
\]

Interrupts: Inv Code Param: Db > 47 or Len > 48
Stack-Underflow

INSU

Name: insert unconditional
Encoding: 2 syllables ("DC", Char:8) Edit
3 syllables ("DC", Length:8, Char:8) Table Edit Otherwise see INSC.
### INXA

| Name: | index, by means of address-couple parameter |
| Encoding: | 3 syllables ("E7", lambda:4, delta:12) |
| Stack state transformation: | \( \text{index: opnd(integer)} \) \( \Rightarrow \) \( \text{IndexedDD} \) |
| Interrupts: | |
| Binding Request: | IRW chain \( \rightarrow \) DD with element\_size = 7 |
| Int Overflow: | index not sp integer |
| Inv Index: | index \( \neg \)in \{0 to DD.length-1\} or (unpaged CharDD and word index \( \neg \)in \{0 to 2**16-1\}) or (unpaged DoubleDD and (doubled) word index \( \neg \)in \{0 to 2**20-1\}) |
| Inv Object: | Mem[AbsentCopyDD.address] not original DD |
| Inv Reference: | address-couple parameter |
| Inv Ref Chain: | IRW chain = \( \rightarrow \) (unindexed WordDD, unindexed CharDD, or DD with element\_size = 7) |
| Inv Stack Arg: | index not opnd |
| Presence Bit: | page table |
| Page Struct Err: | paged DD [page index] = \( \rightarrow \) unpaged original SingleDD |
| Stack-Underflow | |

### ISOL

| Name: | field isolate |
| Encoding: | 3 syllables ("9A", Sb:8, Len:8) |
| Stack state transformation: | source: any(bit-vector) \( \Rightarrow \) sp |
| Interrupts: | |
| Inv Code Param: | Sb \( > \) 47 or Len \( > \) 48 |
| Stack-Underflow | |
JOIN

Name: set two singles to double
Encoding: 2 syllables ("9542") Variant
Stack state transformation:

<table>
<thead>
<tr>
<th>opnd</th>
<th>opnd</th>
</tr>
</thead>
<tbody>
<tr>
<td>=&gt;</td>
<td>dp</td>
</tr>
</tbody>
</table>

Interrupts:
Inv Stack Arg: TOS not opnd or TOS2 not opnd
Stack-Underflow

LAND

Name: logical and
Encoding: 1 syllable ("90")
Stack state transformation:

<table>
<thead>
<tr>
<th>any(bit-vector)</th>
<th>any(bit-vector)</th>
</tr>
</thead>
<tbody>
<tr>
<td>=&gt;</td>
<td>any(bit-vector)</td>
</tr>
</tbody>
</table>

Interrupts:
Stack-Underflow

LEQV

Name: logical equivalence
Encoding: 1 syllable ("93")
Otherwise see LAND.

LESS

Name: less than
Encoding: 1 syllable ("88")
Otherwise see EQUIL.
LKID

Name: read interlock status
Encoding: 2 syllables ("95B3") Variant
Stack state transformation:

| ref: * | => | sp (12-bit integer) |

Interrupts:
Inv Object: ref = \( \rightarrow \) word with tag in \( \{0,3\} \)
or \( \text{Mem[AbsentCopyDD.address]} \) not original DD
Inv Reference: NIRW
Inv Stack Arg: ref not \( \{\text{IRW, IndexedSingleDD}\} \)
Presence Bit: IndexedSingleDD
Stack-Underflow

Also see aLXCH – NIRW evaluation; aLXLK – SIRW evaluation.

LLLLU

Name: linked list lookup
Encoding: 2 syllables ("95BD") Variant
Stack state transformation:

| index: opnd(integer) |
| list: SingleDD |
| targ: opnd(integer) | => | sp(integer) |

Interrupts:
Int Overflow: index or targ not sp integer
Inv Index: any index value \( \notin \{0 \text{ to DD.length-1}\} \)
Inv Object: \( \text{Mem[AbsentCopyDD.address]} \) not original DD
Inv Stack Arg: index not opnd or targ not opnd or list not unpaged unindexed SingleDD
Presence Bit: SingleDD
Stack-Underflow
LNMC

Name: Long name call
Encoding: 4 syllables ("958C", lambda:4, delta:12)
Variation
Stack state transformation: \texttt{Null} ==> \begin{tabular}{|c|c|} \hline & \hline \end{tabular} \quad \begin{tabular}{|c|c|} \hline & \hline \end{tabular} \\
Interrupts:
Inv Reference: address-couple parameter
Stack-Overflow
LNOT

Name: logical not
Encoding: 1 syllable ("92")
Stack state transformation: \begin{tabular}{|c|c|} \hline \texttt{item}: any(bit-vector) & \hline \texttt{item}' \hline \end{tabular} \\
Interrupts:
Stack-Underflow
LOAD

Name: load
Encoding: 1 syllable ("BD")
Stack state transformation: \begin{tabular}{|c|c|} \hline ref: \hline \texttt{target} \hline \end{tabular} \\
NOTE
Target = \{opnd, tag 4 word, uninit opnd, SIRW, desc\}
Interrupts:
Inv Object: reference = \rightarrow \{SIRW, DD, even-tag word\}
or IndexedDoubleDD = \rightarrow \text{operand}
or Mem[AbsentCopyDD.address] not original DD
Inv Reference: NIRW
Inv Stack Arg: ref not \{IRW, IndexedWordDD\}
Presence Bit: IndexedWordDD
Stack-Underflow

Also see \texttt{aLXCH} – NIRW evaluation; \texttt{aLXLK} – SIRW evaluation.
LODT

Name: load transparent
Encoding: 1 syllable ("BC")
          2 syllables ("95BC") Variant
Stack state transformation: 
                          \[
                          \text{ref: } \ast \quad \Rightarrow \quad \text{any}
                          \]
Interrupts:
Int Overflow: ref opnd not a sp integer (*)
Inv Address: ref integer \(\text{\texttt{\textbar}}\) in \{0 to \(2^{20}-1\)\} (*)
Inv Arg Value: ref opnd \(\text{\texttt{\textbar}}\) in \{0 to \(2^{20}-1\)\} (*)
Inv Object: Mem[AbsentCopyDD.address] not original DD
Inv Reference: NIRW
Inv Stack Arg: ref not \{IRW,IndexedSingleDD,20-bit integer\}
Presence Bit: IndexedSingleDD
Stack-Underflow

Also see aLXCH - NIRW evaluation; aLXLK - SIRW evaluation.

NOTE
(*) Int Overflow, Inv Address and Inv Arg Value are alternatives for some cases of Invalid Stack Argument; see operator definition in section 3.

LOG2

Name: leading one test
Encoding: 2 syllables ("958B") Variant
Stack state transformation: 
                          \[
                          \text{any(bit-vector)} \quad \Rightarrow \quad \text{sp(integer)}
                          \]
Interrupts:
Stack-Underflow

LOK

Name: lock interlock
Encoding: 2 syllables ("95B0") Variant
Stack state transformation: 
                          \[
                          \text{ref: } \ast \quad \Rightarrow \quad \text{Null}
                          \]
Interrupts:
same as LOKC, plus:
Locking: interlock status not Free
LOKC
Name: conditional lock interlock
Encoding: 2 syllables ("95B1") Variant
Stack state transformation:

\[
\begin{array}{c|c}
\text{ref: } * & \text{sp (Boolean)} \\
\text{---} & \text{-----}
\end{array}
\]

Interrupts: same as LKID, plus:
Memory Protect: read-only IndexedSingleDD

LOR
Name: logical or
Encoding: 1 syllable ("91")
Otherwise see LAND.

LSEQ
Name: less than or equal to
Encoding: 1 syllable ("8B")
Otherwise see EQUL.

LT8
Name: insert 8-bit literal
Encoding: 2 syllables ("B2", constant: 8)
Stack state transformation:

\[
\text{Null} ==> \text{sp}
\]

Interrupts:
Stack-Overflow

LT16
Name: insert 16-bit literal
Encoding: 3 syllables ("B3", constant: 16)
Otherwise see LT8.
**LT48**

Name: insert 48-bit literal  
Encoding: 7 to 12 syllables ("BE", ..., constant:48)

*NOTE*
Constant starts on word boundary; otherwise see LT8.

**LVLC**

Name: Long value call  
Encoding: 4 syllables ("958D", lambda:4, delta:12)  
Variant: Otherwise see VALC.

**MCHR**

Name: move characters  
Encoding: 1 syllable ("D7") Edit  
2 syllables ("D7", Length:8) Table Edit  
Stack state transformation: none  
Interrupts:  
Inv Index: source' or dest' word index \( \in \{0 \text{ to } 2^{**16}-1\}\)  
Memory Protect: read_only dest pointer  
Paged Array: source or dest pointer  
Stack-Overflow: If table-edit, update for Paged Array interrupt.  
Undefined Op: move operator follows EXPU

**MFLT**

Name: move with float  
Encoding: 4 syllables ("D1", ZeroChar:8, MinusChar:8, PlusChar:8) Edit  
5 syllables ("D1", Length:8, ZeroChar:8, MinusChar:8, PlusChar:8) Table Edit  
Otherwise see MCHR.
MINS

Name: move with insert
Encoding: 2 syllables ("DO", ZeroChar:8) Edit
3 syllables ("DO", Length:8, ZeroChar:8) Table Edit
Otherwise see MCHR.

MKSN

Name: mark-stack bound to name-call
Encoding: 1 syllable ("DF")
Stack state transformation: same as MKST (may be compiled with subsequent NAMC)
Interrupts: same as MKST.

If an optimization of the MKSN-NAMC pair is implemented, the following interrupts can also be generated:

Inv Reference: address-couple from NAMC
Undefined Op: next operator not NAMC

Such an implementation may also be defined to generate the following interrupts in anticipation of the forthcoming ENTR:

Binding Request: IRW chain \(\rightarrow\) DD with element\_size = 7
Inv Ref Chain: IRW chain \(\leftarrow\) (PCW, or DD with element\_size = 7)

Also see aLXCH – NIRW evaluation; aLXLK – SIRW evaluation.

MKST

Name: mark stack
Encoding: 1 syllable ("AE")
Stack state transformation:

| Null | inactive MSCW |

Interrupts:
Stack-Overflow: (new F) – (old F) \(\rightarrow\) in \{1 to 2**14−1\}
Stack Structure: or (new F) – BOSR \(\rightarrow\) in \{0 to 2**16−1\}
MPCW

Name: make PCW
Encoding: 7 to 12 syllables ("BF", ..., SkeletonPCW:48)

NOTE
SkeletonPCW starts on word boundary

Stack state transformation: \[ \text{Null} \implies \quad \text{PCW} \]

Interrupts:
Stack-Overflow

MULT

Name: multiply
Encoding: 1 syllable ("82")

Stack state transformation:
\[
\begin{align*}
\text{opnd (numeric)} & \implies \text{opnd (numeric)} \\
\text{opnd (numeric)} & \implies \text{opnd (numeric)}
\end{align*}
\]

Interrupts:
Exp Overflow: \[ R(x*y) = \text{exponent value too big} \]
Exp Underflow: \[ R(x*y) = \text{exponent value too small} \]
Precision Loss: \[ R(x*y) \neq R*(x*y) \]
Inv Stack Arg: TOS not opnd or TOS2 not opnd
Stack-Underflow

MULX

Name: extended multiply
Encoding: 1 syllable

Stack state transformation:
\[
\begin{align*}
\text{opnd (numeric)} & \implies \text{dp (numeric)} \\
\text{opnd (numeric)} & \implies \text{dp (numeric)}
\end{align*}
\]

Interrupts: same as MULT
MVNU

Name: move numeric unconditional
Encoding: 1 syllable ("D6") Edit
2 syllables ("D6", Length:8) Table Edit
Otherwise see MCHR.
MVST

Name: move to stack

Encoding: 2 syllables ("95AF") Variant

Stack state transformation

<table>
<thead>
<tr>
<th>Stack state</th>
<th>BEFORE move stack (active)</th>
<th>AFTER move stack (inactive)</th>
</tr>
</thead>
<tbody>
<tr>
<td>S---&gt;</td>
<td>TOS item</td>
<td>TOS item</td>
</tr>
<tr>
<td>F---&gt;</td>
<td>inactive MSCW</td>
<td>inactive MSCW</td>
</tr>
<tr>
<td>D[LL]---&gt;</td>
<td>entered MSCW</td>
<td>entered MSCW</td>
</tr>
<tr>
<td>stack base</td>
<td>processor id</td>
<td>stack base</td>
</tr>
</tbody>
</table>

Interrupts:

Inv Arg Value: ENR value too large for container
Inv Index: SNR value in {0 to SVD.length-1}
Inv Object: Mem[AbsentCopyDD.address] not original DD
or stack-vector descriptor not unpaged original
SingleDD
or stack descriptor not unpaged unindexed
SingleDD
Inv Stack Arg: TOS not single-precision operand
Presence Bit: destination stack descriptor
Stack Structure:

- Stack [stack base] \( \neq \) TSCW
- Stack [HistLink] \( \neq \) MSCW
- (First entered MSCW on historical chain.)

Stack-Underflow: (option if ENR container-size is 0)

Also see aJSX – argument not 12-bit integer (option if ENR container-size = 0); aLXCH – display update.
### NAMC

<table>
<thead>
<tr>
<th>Name:</th>
<th>name call</th>
</tr>
</thead>
<tbody>
<tr>
<td>Encoding:</td>
<td>2 syllables (binary 01:2, AddressCouple:14)</td>
</tr>
<tr>
<td>Stack state transformation:</td>
<td><img src="null-nirw" alt="Null =&gt; NIRW" /></td>
</tr>
<tr>
<td>Interrupts:</td>
<td></td>
</tr>
<tr>
<td>Inv Reference:</td>
<td>address-couple parameter</td>
</tr>
<tr>
<td>Stack-Overflow</td>
<td></td>
</tr>
</tbody>
</table>

### NEQL

<table>
<thead>
<tr>
<th>Name:</th>
<th>not equal to</th>
</tr>
</thead>
<tbody>
<tr>
<td>Encoding:</td>
<td>1 syllable (&quot;8D&quot;)</td>
</tr>
<tr>
<td></td>
<td>Otherwise see EQU.</td>
</tr>
</tbody>
</table>

### NOOP

<table>
<thead>
<tr>
<th>Name:</th>
<th>no operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Encoding:</td>
<td>1 syllable (&quot;FE&quot;)</td>
</tr>
<tr>
<td></td>
<td>2 syllables (&quot;95FE&quot;) Variant</td>
</tr>
<tr>
<td>Stack state transformation:</td>
<td>none</td>
</tr>
</tbody>
</table>

### NORM

<table>
<thead>
<tr>
<th>Name:</th>
<th>normalize</th>
</tr>
</thead>
<tbody>
<tr>
<td>Encoding:</td>
<td>2 syllables (&quot;958E&quot;) Variant</td>
</tr>
<tr>
<td>Stack state transformation:</td>
<td>![num:opnd(numeric) =&gt; num'](num:opnd(numeric) =&gt; num')</td>
</tr>
<tr>
<td>Interrupts:</td>
<td></td>
</tr>
<tr>
<td>Inv Stack Arg:</td>
<td>num not opnd</td>
</tr>
<tr>
<td>Exp Underflow:</td>
<td>N(x) = exponent value too small</td>
</tr>
<tr>
<td>Stack-Underflow</td>
<td></td>
</tr>
</tbody>
</table>
NTGD
Name: integerize double-precision rounded
Encoding: 2 syllables ("9587") Variant
Stack state transformation:

| opnd(numeric) | => | dp(integer) |

Interrupts:
Int Overflow: TOS opnd not dp integer
Inv Stack Arg: TOS not opnd
Stack-Underflow

NTGR
Name: integerize rounded
Encoding: 1 syllable ("87")
Stack state transformation:

| opnd(numeric) | => | sp(integer) |

Interrupts:
Int Overflow: TOS opnd not sp integer
Inv Stack Arg: TOS not opnd
Stack-Underflow

NTIA
Name: integerize truncated
Encoding: 1 syllable ("86")
Otherwise see NTGR.

NTTD
Name: integerize double-precision truncated
Encoding: 2 syllables ("9586") Variant
Otherwise see NTGD.
NVLD

Name: invalid operator
Encoding: 1 syllable ("FF")
2 syllables ("95FF") Variant
Stack state transformation: none
Interrupts:
Invalid Operator

NXLN

Name: index and load name
Encoding: 1 syllable ("A5")
Stack state transformation:

\[
\begin{align*}
\text{desc-ind: } \ast &\quad \Rightarrow \quad \text{unindexed copy DD} \\
\text{index: opnd(integer)} &\quad \Rightarrow \quad \text{unindexed copy DD} \quad \text{OR} \\
\text{index: opnd(integer)} &\quad \Rightarrow \quad \text{unindexed copy DD} \\
\text{desc-ind: } \ast &\quad \Rightarrow \quad \text{unindexed copy DD}
\end{align*}
\]

Interrupts:
Binding Request: IRW chain $\rightarrow$ DD with element__size = 7
or desc-ind is copy DD with element__size = 7
Int Overflow: index not sp integer
Inv Index:
index $\not\in \{0 \text{ to DD.length-1}\}$
or (unpaged DoubleDD and (doubled) word
index $\not\in \{0 \text{ to } 2^{32}-1\}$)
Inv Object:
SingleDD [index] $\rightarrow$ unindexed DD
or Mem[AbsentCopyDD.address] not original DD
Inv Reference: NIRW
Inv Ref Chain: IRW chain $= \rightarrow$ (unindexed SingleDD,
or DD with element__size = 7)
Inv Stack Arg: desc-ind not {unindexed copy SingleDD,IRW}
or index not opnd
Presence Bit: page table or indexed SingleDD
Page Struct Err: paged SingleDD [page index] $\rightarrow$ unpaged
original SingleDD
Stack-Underflow

Also see aLXCH -- NIRW evaluation; aLXLK -- SIRW evaluation.
NXLV

Name: index and load value
Encoding: 1 syllable ("AD")
Stack state transformation:

```
<table>
<thead>
<tr>
<th>descr-ind: *</th>
</tr>
</thead>
<tbody>
<tr>
<td>index: opnd(integer)  =&gt; opnd</td>
</tr>
<tr>
<td>OR</td>
</tr>
</tbody>
</table>
```

Interrupts:
Binding Request: IRW chain \(\rightarrow\) DD with element\_size = 7
or descr-ind is copy DD with element\_size = 7

Int Overflow: index not sp integer
Inv Index: index \(\notin\) \{0 to DD.length\-1\}
or (unpaged DoubleDD and (doubled) word index \(\notin\) \{0 to 2**20\-1\})
Inv Object: WordDD [index] = \(\rightarrow\) opnd
or Mem[AbsentCopyDD.address] not original DD
Inv Reference: NIRW
Inv Ref Chain: IRW chain = \(\rightarrow\) (unindexed WordDD,
or DD with element\_size = 7)
Inv Stack Arg: descr-ind not \{unindexed copy WordDD,IRW\}
or index not opnd
Page Struct Err: paged WordDD [page index] = \(\rightarrow\) unpaged
original SingleDD
Presence Bit: Page table or indexed WordDD
Stack-Underflow

Also see aLXCH – NIRW evaluation; aLXLK – SIRW evaluation.
Operator Reference Summaries

NXVA

Name: index and load value by means of address-couple parameter

Encoding: 3 syllables ("EF", lambda:4, delta:12)

Stack State transformation:

| index: opnd(integer) | => | opnd |

Interrupts:

Binding Request: IRW chain → DD with element_size = 7
Int Overflow: index not sp integer
Inv Index: index \(\neg\) in \{0 to DD.length-1\}
or (unpaged DoubleDD and (doubled) word index \(\neg\) in \{0 to \(2^{20} - 1\}\})
Inv Object: WordDD [index] = \(\rightarrow\) opnd
or Mem[AbsentCopyDD.address] not original DD
Inv Reference: address-couple parameter
Inv Ref Chain: IRW chain = \(\rightarrow\) (unindexed WordDD,
or DD with element_size = 7)
Inv Stack Arg: index not opnd
Page Struct Err: paged WordDD [page index] = \(\rightarrow\) unpaged
original SingleDD
Presence Bit: page table or indexed WordDD
Stack-Underflow

Also see aLXCH - address-couple parameter evaluation; aLXLK - SIRW evaluation.

OCRX

Name: occurs index

Encoding: 2 syllables ("9585") Variant

Stack state transformation:

\[ \begin{align*}
\text{sp}(\text{ICW}) \\
\text{opnd}(\text{integer}) & \rightarrow \text{sp}(\text{integer})
\end{align*} \]

Interrupts:

Int Overflow: TOS2 opnd not sp integer
Inv Index: TOS2 opnd \(\neg\) in \{1 to ICW.ICW_limit\}
Inv Stack Arg: TOS not sp or TOS2 not opnd
Stack-Underflow
ONE

Name: insert literal one
Encoding: 1 syllable ("Bl")
Otherwise see LT8.

OVRD

Name: overwrite delete
Encoding: 1 syllable ("BA")

Stack state transformation:

<table>
<thead>
<tr>
<th>ref: *</th>
</tr>
</thead>
<tbody>
<tr>
<td>object: any</td>
</tr>
</tbody>
</table>

=> Null

Interrupts:

Inv Object: Mem[AbsentCopyDD.address] not original DD
Inv Reference: NIRW
Inv Stack Arg: ref not {IRW, IndexedSingleDD}
Memory Protect: read-only IndexedSingleDD
Presence Bit: IndexedSingleDD
Stack-Underflow

Also see aLXCH – NIRW evaluation; aLXLK – SIRW evaluation.

OVRN

Name: overwrite non-delete
Encoding: 1 syllable ("BB")

Stack state transformation:

<table>
<thead>
<tr>
<th>ref: *</th>
</tr>
</thead>
<tbody>
<tr>
<td>object: any</td>
</tr>
</tbody>
</table>

=> object

Interrupts: same as OVRD

PACD

Name: pack delete
Encoding: 1 syllable ("D1")
Otherwise see PKUD.
PACU

Name: pack update
Encoding: 1 syllable ("D9")
Stack state transformation:

```
len: opnd(integer)
```


```
source: *
```

```
sourcet
```

```
opnd(hex-sequence)
```

NOTE

Result is sp if len in {0 to 12} and dp if len in {13 to 24}

Interrupts: same as PKUD

PAUS

Name: pause until interrupt
Encoding: 2 syllables ("9584") Variant
Stack state transformation: none
Interrupts: none

PKLD

Name: pack left-signed
Encoding: 2 syllables ("9573") Variant
Otherwise see PKUD.

PKRD

Name: pack right-signed
Encoding: 2 syllables ("9574") Variant
Otherwise see PKUD.
PKUD

Name: pack unsigned
Encoding: 2 syllables ("9572") Variant
Stack state transformation:

<table>
<thead>
<tr>
<th>len: opnd(integer)</th>
</tr>
</thead>
<tbody>
<tr>
<td>source: *</td>
</tr>
<tr>
<td>=&gt; opnd(hex-sequence)</td>
</tr>
</tbody>
</table>

NOTE
Result is sp if len in \{0 to 12\} and dp if len in \{13 to 24\}.

Interrupts:
- Int Overflow: len not sp integer
- Inv Arg Value: len > 24 or source pointer.char_index out of range
- Inv Index: source' word index \(\notin\) \{0 to 2**16 - 1\}
- Inv Object: Mem[AbsentCopyDD.address] not original DD
- Inv Stack Arg: len not opnd or source not \{IndexedDD,opnd
- Paged Array: source pointer
- Presence Bit: source pointer
- Stack-Overflow: Update for Paged Array interrupt.
- Stack-Underflow

PUSH

Name: push working stack onto activation record
Encoding: 1 syllable ("B4")
Stack state transformation: Expression stack is pushed onto topmost activation record.

Interrupts:
- Stack-Overflow

RDIV

Name: remainder divide
Encoding: 1 syllable ("85")
Otherwise see IDIV.
RDLK

Name: read lock
Encoding: 2 syllables ("95BA") Variant
Stack state transformation:
- ref: *
- object: any
  ==> prior contents: any
Interrupts: same as OVRD

REMC

Name: read external memory control
Encoding: 2 syllables ("9592") Variant
Stack state transformation:
- sp
  ==> sp
Interrupts:
Stack-Underflow
(Others are implementation-defined.)
RETN

Name: return
Encoding: 1 syllable ("A7")

Stack state transformation:

```
S--> TOSm item
     topmost AR (at level m)

D[LL], F--> 
     RCW
     MSCW
     prior AR (at level n)
     RCW
     MSCW
```

BEFORE return (LL = m)

Interrupts: same as EXIT, plus:
Inv Stack Arg: TOS is N.I.R.W
Stack-Underflow

RIPS

Name: read internal processor state
Encoding: 2 syllables ("9598") Variant

Stack state transformation:

```
sp --> sp
```

Interrupts:
Stack-Underflow
(Others are implementation-defined.)
RNGT

Name: range test
Encoding: 4 syllables ("9582", l:8, h:8) Variant
Stack state transformation:

\[
\begin{align*}
    \text{X: opnd(numeric)} & \Rightarrow \text{opnd(Boolean)} \\
    \text{TOS} & \Rightarrow \text{X}
\end{align*}
\]

Interrupts:
Inv Stack Arg: TOS not operand
Stack-Overflow
Stack-Underflow

ROFF

Name: read and reset overflow flip-flop
Encoding: 1 syllable ("D7")
Stack state transformation: \text{NULL} \Rightarrow \text{sp(Boolean)}

Interrupts:
Stack-Overflow

RPRR

Name: read processor register
Encoding: 2 syllables ("95B8") Variant
Stack state transformation:

\[
\begin{align*}
    \text{reg-id: sp(integer)} & \Rightarrow \text{sp(integer)} \\
\end{align*}
\]

Interrupts:
Inv Arg Value: reg-id not in \{0, LL, 36-38, 52-53, 58\}
Stack-Underflow
Also see aISX: reg-id not 6-bit integer.
RSDN

Name: rotate stack down
Encoding: 2 syllables ("95B7") Variant
Stack state transformation:

<table>
<thead>
<tr>
<th>item1: any</th>
<th>item2</th>
</tr>
</thead>
<tbody>
<tr>
<td>item2: any</td>
<td>===&gt;</td>
</tr>
<tr>
<td>item3: any</td>
<td></td>
</tr>
</tbody>
</table>

Interrupts:
Stack-Underflow

RSNR

Name: read stack number
Encoding: 2 syllables ("9581") Variant
Stack state transformation:

Null ==>

| sp(stack number) |

Interrupts:
Stack-Overflow

RSTF

Name: reset float flip-flop
Encoding: 1 syllable ("D4") Edit
Stack state transformation: none

RSUP

Name: rotate stack up
Encoding: 2 syllables ("95B6") Variant
Stack state transformation:

<table>
<thead>
<tr>
<th>item1: any</th>
<th>item3</th>
</tr>
</thead>
<tbody>
<tr>
<td>item2: any</td>
<td>===&gt;</td>
</tr>
<tr>
<td>item3: any</td>
<td></td>
</tr>
</tbody>
</table>

Interrupts:
Stack-Underflow
RTAG

Name: read tag
Encoding: 2 syllables ("95B5") Variant
Stack state transformation:

| any | ==> | 4-bit integer |

Interrupts:
Stack-Underflow

RTFF

Name: read true-false flip-flop
Encoding: 1 syllable ("DE")
Stack state transformation:

| Null ==> | sp(Boolean) |

Interrupts:
Stack-Overflow

RTOD

Name: read time of day clock
Encoding: 2 syllables ("95A7") Variant
Stack state transformation:

| Null ==> | sp(integer) |

Interrupts:
Stack-Overflow

RUNI

Name: indicate running
Encoding: 2 syllables ("9541") Variant
Stack state transformation: none
Interrupts: none
SAME

Name: logical equality
Encoding: 1 syllable ("94")
Stack state transformation:

\[
\begin{array}{c|c|c}
\hline
\text{any (bit-vector)} & \Rightarrow & \text{sp (Boolean)} \\
\hline
\end{array}
\]

Interrupts:
Stack-Underflow

SCLF

Name: scale left
Encoding: 2 syllables ("C0", ScaleFactor:8)
Stack state transformation:

\[
\begin{array}{c|c|c}
\hline
\text{opnd (numeric)} & \Rightarrow & \text{opnd (integer)} \\
\hline
\end{array}
\]

Interrupts:
Int Overflow: TOS not dp integer
Inv Code Param: ScaleFactor > 12
Inv Stack Arg: TOS not opnd
Stack-Underflow

SCRF

Name: scale right final
Encoding: 2 syllables ("C6", ScaleFactor:8)
Stack state transformation:

\[
\begin{array}{c|c|c}
\hline
\text{opnd (numeric)} & \Rightarrow & \text{sp (BCD)} \\
\hline
\end{array}
\]

Interrupts:
Int Overflow: TOS not dp integer
Inv Code Param: ScaleFactor > 12
Inv Stack Arg: TOS not opnd
Stack-Underflow
SCRR

Name: scale right rounded
Encoding: 2 syllables ("C8", ScaleFactor:8)
Stack state transformation:

| opnd (numeric) | => | opnd (integer) |

Interrupts: same as SCRF

SCRS

Name: scale right save
Encoding: 2 syllables ("C4", ScaleFactor:8)
Stack state transformation:

<table>
<thead>
<tr>
<th>opnd (numeric)</th>
<th>=&gt;</th>
<th>opnd (integer)</th>
</tr>
</thead>
<tbody>
<tr>
<td>sp (BCD)</td>
<td></td>
<td>sp (BCD)</td>
</tr>
</tbody>
</table>

Interrupts: same as SCRF, plus:

Stack-Overflow

SCRT

Name: scale right truncate
Encoding: 2 syllables ("C2", ScaleFactor:8)
Otherwise see SCRR.
SEQD

Name: scan while equal delete
Encoding: 2 syllables ("95F4") Variant
Stack state transformation:

\[
\begin{array}{c|c}
\text{delim: sp(char)} & \text{len: opnd(integer)} \\
\hline
\text{len'} & \text{source'}
\end{array}
\]  

Interrupts:
Int Overflow: len not sp integer
Inv Arg Value: source Pointer._char_ index out of range or len > 2**20 - 1
Inv Index:  
Inv Object: Mem[AbsentCopyDD.address] not original DD
Inv Stack Arg: delim not sp or len not opnd or source not {IndexedDD,opnd}
Paged Array: source pointer
Presence Bit: source pointer
Stack-Underflow

SEQU

Name: scan while equal update
Encoding: 2 syllables ("95FC") Variant
Stack state transformation:

\[
\begin{array}{c|c}
\text{delim: sp(char)} & \text{len: opnd(integer)} \\
\hline
\text{len'} & \text{source'}
\end{array}
\]  

Interrupts: same as SEQD

SFDC

Name: skip forward destination characters
Encoding: 1 syllable ("DA") Edit
2 syllables ("DA", Length:8) Table Edit
State stack transformation: none
Interrupts: same as SRDC, plus:
Inv Index: dest’ word index in {0 to 2**16 - 1}
<table>
<thead>
<tr>
<th>Name</th>
<th>Encoding</th>
<th>Stack state transformation</th>
<th>Interrupts</th>
<th>Inv Index</th>
</tr>
</thead>
<tbody>
<tr>
<td>SFSC</td>
<td>skip forward source characters</td>
<td></td>
<td>none</td>
<td>source' word index (\in{0\text{ to }2^{16}-1})</td>
</tr>
<tr>
<td></td>
<td>1 syllable (&quot;D2&quot;) Edit</td>
<td></td>
<td>same as SRSC, plus:</td>
<td></td>
</tr>
<tr>
<td></td>
<td>2 syllables (&quot;D2&quot;, Length:8) Table Edit</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SGED</td>
<td>scan while greater or equal delete</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2 syllables (&quot;95F1&quot;) Variant</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SGEU</td>
<td>scan while greater or equal update</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2 syllables (&quot;95F9&quot;) Variant</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SGTD</td>
<td>scan while greater delete</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2 syllables (&quot;95F2&quot;) Variant</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SGTU</td>
<td>scan while greater update</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2 syllables (&quot;95FA&quot;) Variant</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### SHOW

<table>
<thead>
<tr>
<th>Name:</th>
<th>primitive display</th>
</tr>
</thead>
<tbody>
<tr>
<td>Encoding:</td>
<td>2 syllables (&quot;95DE&quot;) Variant</td>
</tr>
<tr>
<td>Stack state</td>
<td></td>
</tr>
<tr>
<td>transformation:</td>
<td></td>
</tr>
<tr>
<td>len: opnd(integer)</td>
<td></td>
</tr>
<tr>
<td>source: #</td>
<td>=&gt; Null</td>
</tr>
</tbody>
</table>

**Interrupts:**

- **Int Overflow:** len not sp integer
- **Inv Arg Value:**
  - source Pointer.char_index \(\notin\) {0 to 5}
  - or len > \(2^{20} - 1\)
- **Inv Index:** source' word index \(\notin\) {0 to \(2^{16} - 1\)}
- **Inv Object:** Mem[AbsentCopyDD.address] not original DD
- **Inv Stack Arg:**
  - len not opnd or source not \{EBCDIC pointer, IndexedWordDD, opnd\}
- **Memory Protect:** odd-tagged word in source
- **Presence Bit:** source pointer
- **Stack-Underflow**

### SINT

<table>
<thead>
<tr>
<th>Name:</th>
<th>set interval timer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Encoding:</td>
<td>2 syllables (&quot;9545&quot;) Variant</td>
</tr>
<tr>
<td>Stack state</td>
<td></td>
</tr>
<tr>
<td>transformation:</td>
<td></td>
</tr>
<tr>
<td>time: sp(integer)</td>
<td>=&gt; Null</td>
</tr>
</tbody>
</table>

**Interrupts:**

- **Stack-Underflow**

**Also see aISX:**

- time not 11-bit integer.
SISO

Name: string isolate
Encoding: 1 syllable ("D5")
Stack state transformation:

\[
\begin{array}{l}
\text{len: } \text{opnd}(\text{integer}) \\
\text{source: } * \\
\end{array} \quad \Rightarrow \quad \begin{array}{l}
\text{opnd}(\text{char-sequence}) \\
\end{array}
\]

Result type is

\[
\begin{array}{lll}
\text{source} & \text{sp if len in} & \text{dp if len in} \\
\text{EBCDIC} & \{0 \text{ to } 6\} & \{7 \text{ to } 12\} \\
\text{hex} & \{0 \text{ to } 12\} & \{13 \text{ to } 24\}
\end{array}
\]

Interrupts:

Int Overflow: len not sp integer
Inv Arg Value: (source = EBCDIC and len > 12)
or (source = hex and len > 24)
or source pointer.char_index out of range
Inv Index: Source' word index \( \neg \in \{0 \text{ to } 2^{16} - 1\} \)
Inv Object: Mem[AbsentCopyDD.address] not original DD
Inv Stack Arg: len not opnd or source not \{IndexedDD,opnd\}
Paged Array: source pointer
Presence Bit: source pointer
Stack-Overflow: Update for Paged Array interrupt.
Stack-Underflow

SLED

Name: scan while less or equal delete
Encoding: 2 syllables ("95F3") Variant
Otherwise see SEQD.

SLEU

Name: scan while less or equal update
Encoding: 2 syllables ("95FB") Variant
Otherwise see SEQU.
SLSD

Name: scan while less delete
Encoding: 2 syllables ("95F0") Variant
Otherweise see SEQD.

SLSU

Name: scan while less update
Encoding: 2 syllables ("95F8") Variant
Otherweise see SEQU.

SNED

Name: scan while not equal delete
Encoding: 2 syllables ("95F5") Variant
Otherweise see SEQD.

SNEU

Name: scan while not equal update
Encoding: 2 syllables ("95FD") Variant
Otherweise see SEQU.

SNGL

Name: set to single-precision rounded
Encoding: 1 syllable
Stack state transformation:

| opnd(numeric) | ==> | sp(numeric) |

Interrupts:
Exp Overflow: RS(ND(x)) = exponent value too large
Exp Underflow: N(x) = exponent value too small
or RS(ND(x)) = exponent value too small
or NS(RS(ND(x))) = exponent value too
Inv Stack Arg: TOS not opnd
Stack-Underflow
SNGT

Name: set to single-precision truncated
Encoding: 1 syllable ("CC")
Stack state transformation:

<table>
<thead>
<tr>
<th>opnd (numeric)</th>
<th>=&gt;</th>
<th>sp (numeric)</th>
</tr>
</thead>
</table>

OR

| word desc | => | sp desc |

Interrupts:
Exp Overflow: TS(ND(x)) = exponent value too big
Exp Underflow: N(x) = exponent value too small
or TS(ND(x)) = exponent value too small
or NS(TS(ND(x))) = exponent value too small
Inv Arg Value: TOS = unindexed DoubleDD and length > 2**19 - 1
Inv Stack Arg: TOS \(\rightarrow\) in \{opnd, WordDD\}
Stack-Underflow

SPLT

Name: set double to two singles
Encoding: 2 syllables ("9543") Variant
Stack state transformation:

| opnd | => | sp |

Interrupts:
Inv Stack Arg: TOS not opnd
Stack-Overflow
Stack-Underflow
SPRR

Name: set processor register
Encoding: 2 syllables ("95B9") Variant
Stack state transformation:

<table>
<thead>
<tr>
<th>reg-val: sp(integer)</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg-id: sp(integer)</td>
</tr>
<tr>
<td>==&gt; Null</td>
</tr>
</tbody>
</table>

Interrupts:
Inv Arg Value: reg-id not in {valid values}
See SPRR definition.
Stack-Underflow
Also see aISX: reg-id not 6-bit integer or
reg-val not (register-width)-bit integer.

SRCH

Name: masked search for equal
Encoding: 2 syllables ("95BE") Variant
Stack state transformation:

<table>
<thead>
<tr>
<th>domain: SingleDD</th>
</tr>
</thead>
<tbody>
<tr>
<td>mask: any(bit-vector)</td>
</tr>
<tr>
<td>targ: any(bit-vector) ==&gt; sp(integer)</td>
</tr>
</tbody>
</table>

Interrupts:
Inv Object: Mem[AbsentCopyDD.address] not original DD
Inv Stack Arg: domain ∈ in {unpaged copy SingleDD,
IndexedSingleDD}
Presence Bit: SingleDD
Stack-Underflow

SRDC

Name: skip reverse destination characters
Encoding: 1 syllable ("DB") Edit
2 syllable ("DB", Length:8) Table Edit
Stack state transformation: none
Interrupts:
Paged Array: dest Pointer
Stack-Overflow: If table-edit, update for Paged Array interrupt.
SRSC

Name:  
skip reverse source characters

Encoding:  
1 syllable ("D3") Edit
2 syllables ("D3", Length:8) Table Edit

Stack state transformation:  
none

Interrupts:  
source pointer

Paged Array:  
source pointer

Stack-Overflow:  
I table-edit, update for Paged Array interrupt.

Undefined Op:  
skip-source follows EXPU

STAD

Name:  
store delete by means of an address-couple

Encoding:  
3 syllables ("F6", lambda:4, delta:12)

Stack state transformation:

```
<table>
<thead>
<tr>
<th>object: operand</th>
</tr>
</thead>
<tbody>
<tr>
<td>=&gt; Null</td>
</tr>
</tbody>
</table>
```

Interrupts:

Binding Request:  
IRW chain → DD with element_size = 7

Inv Object:  
object operand type does not match store target
or Mem[AbsentCopyDD.address] not original DD

Inv Reference:

Inv Ref Chain:  
See functional definition in section 3.

Inv Stack Arg:  
(initial state) TOS not opnd
(restart state) TOS not {IRW, IndexedWordDD}
or TOS2 not opnd

Memory Protect:  
read_only IndexedWordDD
or reference chain → tag-3 item
or dp second word location is an odd-tagged item

Presence Bit:  
IndexedWordDD

Stack-Underflow

Also see aACCE – ref chain ≥ PCW; aLXCH – address-couple parameter evaluation; aLXLK – RIRW evaluation.
STAG

Name: set tag
Encoding: 2 syllables ("95B4") Variant
Stack state transformation:

| _______________ | _______________
|                |                |
| tag: sp opnd   | object: any    |
| _______________ | =>              |
|                | object'        |

Interrupts:
Inv Stack Arg: tag not opnd
Stack-Underflow

STAN

Name: store non-delete by means of address-couple parameter
Encoding: 3 syllables ("F7", lambda:4, delta:12)
Stack state transformation:

| _______________ | _______________
|                |                |
| object: operand| =>              |
|                | object         |

Interrupts: same as STAD

STFF

Name: stuff
Encoding: 1 syllable ("AF")
Stack state transformation:

| _______________ | _______________
| 1RW             | =>              |
|                 | 51RW            |

Interrupts:
Inv Reference: NIRW
Inv Stack Arg: TOS not IRW
Stack Structure: new displacement in \{1 to 2**16 - 1\}
Stack-Underflow

Also see aLXCH — NIRW evaluation.
STOD

Name: store delete
Encoding: 1 syllable ("B8")

Stack state transformation:

ref: *

object: operand  ==> Null

OR

object: operand
ref: *  ==> Null

Interrupts:

Binding Request: IRW chain → DD with element_size = 7
Inv Object: object operand type does not match store target
or Mem[AbsentCopyDD.address] not original DD
Inv Reference: NIRW
Inv Ref Chain: See functional definition in Section 3.
Inv Stack Arg: TOS not {IRW, IndexedWordDD, opnd}
or (TOS in {IRW, IndexedWordDD} and TOS2 not opnd)
or (TOS is opnd and TOS2 not {IRW, IndexedWordDD})
Memory Protect: read_only IndexedWordDD
or reference chain → tag-3 item
or dp second word location is an odd-tagged item
Presence Bit: IndexedWordDD
Stack-Underflow

Also see aACCE – ref chain ≥ PCW; aLXCH – NIRW evaluation; aLXLK – SIRW evaluation.
STON

Name: store non-delete
Encoding: 1 syllable ("B9")
Stack state transformation:

<table>
<thead>
<tr>
<th>ref: *</th>
<th>object: operand</th>
<th>=&gt;</th>
<th>object</th>
</tr>
</thead>
</table>
| OR
| object: operand | ref: * | => | object |

Interrupts: same as STOD

STOP

Name: unconditional processor halt
Encoding: 2 syllables ("95BF") Variant
Stack state transformation: none
Interrupts: none

SUBT

Name: subtract
Encoding: 1 syllable ("81")
Stack state transformation:

<table>
<thead>
<tr>
<th>opnd (numeric)</th>
<th>=&gt;</th>
<th>opnd (numeric)</th>
</tr>
</thead>
</table>

Interrupts:
Exp Overflow: R(x-y) = exponent value too big
Inv Stack Arg: TOS not opnd or TOS2 not opnd
Stack-Underflow
SWFD

Name: scan while false delete
Encoding: 2 syllables ("95D4") Variant

Stack state transformation:

set: word desc
len: opnd(integer)
source: * => Null

Interrupts:
Int Overflow: len not sp integer
Inv Arg Value: source Pointer.char_index out of range or len > 2**20 - 1
Inv Index: source' word index not in {0 to 2**16 - 1}
Inv Object: Mem[AbsentCopyDD.address] not original DD
Inv Stack Arg: set not IndexedSingleDD or len not opnd or source not {IndexedDD,opnd}

Memory Protect: odd-tag in set
Paged Array: source pointer
Presence Bit: set word desc or source pointer
Stack-Underflow

SWFU

Name: scan while false update
Encoding: 2 syllables ("95DC") Variant

Stack state transformation:

set: word desc
len: opnd(integer)
source: *

Interrupts: same as SWFD

SWTD

Name: scan while true delete
Encoding: 2 syllables ("95D5") Variant
Otherwise see SWFD.
SWTU

Name: scan while true update
Encoding: 2 syllables ("95DD") Variant
Otherwise see SWFU.

SXSN

Name: set external sign flip-flop
Encoding: 1 syllable ("D6")
Stack state transformation:

| num: operand | ==| num |

Interrupts:
Inv Stack Arg: num not opnd
Stack-Underflow

TEED

Name: table enter edit delete
Encoding: 1 syllable ("D0")
Stack state transformation:

| table: desc | source: * | dest: desc | => Null |

Interrupts:
Inv Arg Value: table.esi \(\in\) \(\{0 \text{ to } 5\}\)
or source/dest Pointer.char_index out of range
or \(\text{len} > 2^{20} - 1\) (restart state)

Inv Index: table' word index \(\in\) \(\{0 \text{ to } 2^{13} - 1\}\)

Inv Object: Mem[Absent:CopyDD.address] not original DD

Inv Stack Arg: table not IndexedDD or source not
\{IndexedDD,opnd\} or dest not IndexedDD

Presence Bit: micro-op table pointer
or source or dest pointer
Stack-Underflow
**TEEU**

Name: table enter edit update

Encoding: 1 syllable ("D8")

Stack state transformation:

```
<table>
<thead>
<tr>
<th>table: desc</th>
</tr>
</thead>
<tbody>
<tr>
<td>source: *</td>
</tr>
<tr>
<td>dest: desc</td>
</tr>
</tbody>
</table>

⇒⇒

<table>
<thead>
<tr>
<th>source'</th>
</tr>
</thead>
<tbody>
<tr>
<td>dest'</td>
</tr>
</tbody>
</table>
```

NOTE

Final stack state is produced by ENDE.

Interrupts: same as TEED.

**TEQD**

Name: transfer while equal delete

Encoding: 1 syllable ("E4")

Stack state transformation:

```
<table>
<thead>
<tr>
<th>delim: sp(char)</th>
</tr>
</thead>
<tbody>
<tr>
<td>len: opnd(integer)</td>
</tr>
<tr>
<td>source: *</td>
</tr>
<tr>
<td>dest: desc</td>
</tr>
</tbody>
</table>

⇒⇒ Null
```

Interrupts:

Int Overflow: len not sp integer

Inv Arg Value: source/dest Pointer.char_index out of range or len > 2**20 − 1

Inv Index: source' or dest' word index ¬ in {0 to 2**16 − 1}

Inv Object: Mem[AbsentCopyDD.address] not original DD

Inv Stack Arg: delim not sp or len not opnd or source not {IndexedDD,opnd} or dest not IndexedDD or (source = EBCDIC(hex) and dest = hex(EBCDIC))

Memory Protect: read_only dest pointer

Paged Array: source or dest pointer

Presence Bit: source or dest pointer

Stack-Underflow
TEQU

Name: transfer while equal update
Encoding: 1 syllable ("EC")
Stack state transformation:

```
<table>
<thead>
<tr>
<th>delim: sp(char)</th>
</tr>
</thead>
<tbody>
<tr>
<td>len: opnd(integer)</td>
</tr>
<tr>
<td>source: #</td>
</tr>
<tr>
<td>dest: desc</td>
</tr>
</tbody>
</table>
```

Interrupts: same as TEQD

TGED

Name: transfer while greater or equal delete
Encoding: 1 syllable ("El")
Otherwise see TEQD.

TGEU

Name: transfer while greater or equal update
Encoding: 1 syllable ("E9")
Otherwise see TEQU.

TGTD

Name: transfer while greater delete
Encoding: 1 syllable ("E2")
Otherwise see TEQD.

TGTTU

Name: transfer while greater update
Encoding: 1 syllable ("EA")
Otherwise see TEQU.

TLED

Name: transfer while less or equal delete
Encoding: 1 syllable ("E3")
Otherwise see TEQD.
TLEU

Name: transfer while less or equal update
Encoding: 1 syllable ("EB")
Otherwise see TEQU.

TLSD

Name: transfer while less delete
Encoding: 1 syllable ("EO")
Otherwise see TEQD.

TLSU

Name: transfer while less update
Encoding: 1 syllable ("E8")
Otherwise see TEQU.

TNED

Name: transfer while not equal delete
Encoding: 1 syllable ("E5")
Otherwise see TEQD.

TNEU

Name: transfer while not equal update
Encoding: 1 syllable ("ED")
Otherwise see TEQU.
TRNS

Name: translate
Encoding: 2 syllables ("95D7") Variant
Stack state transformation:

```
<table>
<thead>
<tr>
<th>table: word desc</th>
</tr>
</thead>
<tbody>
<tr>
<td>len: opnd(integer)</td>
</tr>
<tr>
<td>source: *</td>
</tr>
<tr>
<td>dest: desc</td>
</tr>
</tbody>
</table>
```

```
====> | source' |
| dest' |
```

Interrupts:
Int Overflow: len not sp integer
Inv Arg Value: source/dest Pointer.char_index out of range or len > 2**20 - 1
Inv Index: source’ or dest’ word index \( \in \) \{0 to 2**16 - 1\}
Inv Object: Mem[AbsentCopyDD.address] not original DD
Inv Stack Arg: table not IndexedSingleDD or len not opnd or source not \{IndexedDD,opnd\} or dest not IndexedDD
Memory Protect: read_only dest pointer or odd-tag in table
Paged Array: source or dest pointer
Presence Bit: table word desc or source or dest pointer
Stack-Underflow
TUND

Name: transfer characters unconditional delete

Encoding: 1 syllable ("E6")

Stack state transformation:

```
<table>
<thead>
<tr>
<th>len: opnd(integer)</th>
</tr>
</thead>
<tbody>
<tr>
<td>source: *</td>
</tr>
<tr>
<td>dest: desc</td>
</tr>
</tbody>
</table>
```

Interrupts:
Int Overflow: len not sp integer
Inv Arg Value: source/dest Pointer.char_index out of range or len > 2**20 - 1
Inv Index: source' or dest' word index in {0 to 2**16 - 1}
Inv Object: Mem[AbsentCopyDD.address] not original DD
Inv Stack Arg: len not opnd or source not {IndexedDD,opnd} or dest not IndexedDD or (source = EBCDIC(hex) and dest = hex(EBCDIC))
Memory Protect: read_only dest pointer
Paged Array: source or dest pointer
Presence Bit: source or dest pointer
Stack-Underflow

TUNU

Name: transfer characters unconditional update

Encoding: 1 syllable ("EE")

Stack state transformation:

```
<table>
<thead>
<tr>
<th>len: opnd(integer)</th>
</tr>
</thead>
<tbody>
<tr>
<td>source: *</td>
</tr>
<tr>
<td>dest: desc</td>
</tr>
</tbody>
</table>
```

Interrupts: same as TUND
TWFD

Name: transfer while false delete
Encoding: 2 syllables ("95D2") Variant

Stack state transformation:

\[
\begin{align*}
\text{set: word desc} \\
\text{len: opnd(integer)} \\
\text{source: \*} \\
\text{dest: desc} \\
\end{align*}
\Rightarrow \text{Null}
\]

Interrupts:
Int Overflow: len not sp integer
Inv Arg Value: source/dest Pointer.char_index out of range or \(\text{len} > 2^{120}-1\)
Inv Index: source' or dest' word index \(-in \{0 \text{ to } 2^{16}-1\}\)
Inv Object: Mem[AbsentCopyDD.address] not original DD
Inv Stack Arg: set not IndexedSingleDD or len not opnd or source not \{IndexedDD,opnd\} or dest not IndexedDD or (source = EBCDIC(hex) and dest = hex(EBCDIC))
Memory Protect: read_only dest pointer or odd-tag in set
Paged Array: source or dest pointer
Presence Bit: set word desc or source or dest pointer
Stack-Underflow

TWFU

Name: transfer while false update
Encoding: 2 syllables ("95DA") Variant

Stack state transformation:

\[
\begin{align*}
\text{set: word desc} \\
\text{len: opnd(integer)} \\
\text{source: \*} \\
\text{dest: desc} \\
\text{\text{len'}} \\
\text{\text{source'}} \\
\text{\text{dest'}} \\
\end{align*}
\Rightarrow
\]

Interrupts: same as TWFD
TWOD

Name: transfer words overwrite delete
Encoding: 1 syllable ("D4")
Stack state transformation:

<table>
<thead>
<tr>
<th>len: opnd(integer)</th>
</tr>
</thead>
<tbody>
<tr>
<td>source: *</td>
</tr>
<tr>
<td>dest: desc</td>
</tr>
</tbody>
</table>

Interrupts:
Int Overflow: len not sp integer
Inv Arg Value: source/dest Pointer.char_index out of range or len > 2**20 - 1
Inv Index: source' or dest' word index in {0 to 2**k - 1}, where k = 20 for IndexedWordDD or 16 for pointer or source or destination or len > 2**20 - 1 and char_index > 0
Inv Object: Mem[AbsentCopyDD.address] not original DD
Inv Stack Arg: len not opnd or source not {IndexedDD, opnd}
               or dest not IndexedDD
Memory Protect: read-only dest IndexedDD
Presence Bit: source or dest IndexedDD
Stack-Underflow

TWOU

Name: transfer words overwrite update
Encoding: 1 syllable ("DC")
Stack state transformation:

<table>
<thead>
<tr>
<th>len: opnd(integer)</th>
</tr>
</thead>
<tbody>
<tr>
<td>source: *</td>
</tr>
<tr>
<td>dest: desc</td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>

Interrupts: same as TWOD
TWSD

Name: transfer words delete
Encoding: 1 syllable ("D3")
Stack state transformation:

<table>
<thead>
<tr>
<th>len: opnd(integer)</th>
</tr>
</thead>
<tbody>
<tr>
<td>source: *</td>
</tr>
<tr>
<td>dest: desc</td>
</tr>
</tbody>
</table>

Interrupts:
Int Overflow: len not sp integer
Inv Arg Value: source/dest Pointer.char_index out of range or len > 2**20 - 1
Inv Index: source’ or dest’ index in {0 to 2**k-1}, where k = 20 for IndexedWordDD, or 16 for pointer or source, or destination pointer has word_index = 2**16 - 1 and char_index > 0
Inv Object: Mem[AbsentCopyDD.address] not original DD
Inv Stack Arg: len not opnd or source not {IndexedDD,opnd} or dest not IndexedDD
Memory Protect: read_only dest IndexedDD
Paged Array: source or dest IndexedDD
Presence Bit: source or dest IndexedDD
Stack-Underflow

TWSU

Name: transfer words update
Encoding: 1 syllable ("DB")
Stack state transformation:

<table>
<thead>
<tr>
<th>len: opnd(integer)</th>
</tr>
</thead>
<tbody>
<tr>
<td>source: *</td>
</tr>
<tr>
<td>dest: desc</td>
</tr>
</tbody>
</table>

Interrupts: same as TWSD
TWTD
Name: transfer while true delete
Encoding: 2 syllables ("95D3") Variant
Otherwise see TWFD.

TWTU
Name: transfer while true update
Encoding: 2 syllables ("95DB") Variant
Otherwise see TWFU.

UNLK
Name: unlock interlock
Encoding: 2 syllables ("95B2") Variant
Stack state transformation:

| ref: * | => Null

Interrupts: same as LOKC, plus:
Unlocking: interlock status not Locked__Uncontended

UPLD
Name: unpack left-signed delete
Encoding: 2 syllables ("9570") Variant
Otherwise see UPUD.

UPLU
Name: unpack left-signed update
Encoding: 2 syllables ("9578") Variant
Otherwise see UPUU.

UPRD
Name: unpack right-signed delete
Encoding: 2 syllables ("9571") Variant
Otherwise see UPUD.
UPRU

Name: unpack right-signed update
Encoding: 2 syllables ("9579") Variant
Otherwise see UPUU.

UPUD

Name: unpack unsigned delete
Encoding: 2 syllables ("95D1") Variant

Stack state transformation:

```
<table>
<thead>
<tr>
<th>len: opnd(integer)</th>
</tr>
</thead>
<tbody>
<tr>
<td>source: opnd(hex-sequence)</td>
</tr>
<tr>
<td>dest: desc</td>
</tr>
</tbody>
</table>
```

Interrupts:

Int Overflow: len not sp integer
Inv Arg Value: len > 24
or dest pointer.char_size out of range
Inv Index: dest' word index in {0 to 2**16–1}
Inv Object: Mem[AbsentCopyDD.address] not original DD
Inv Stack Arg: len not opnd, or source not opnd, or
dest not IndexedDD
Memory Protect: read_only dest pointer
Paged Array: dest pointer
Presence Bit: dest pointer
Stack-Underflow

UPUU

Name: unpack unsigned update
Encoding: 2 syllables ("95D9") Variant

Stack state transformation:

```
<table>
<thead>
<tr>
<th>len: opnd(integer)</th>
</tr>
</thead>
<tbody>
<tr>
<td>source: opnd(hex-sequence)</td>
</tr>
<tr>
<td>dest: desc</td>
</tr>
</tbody>
</table>
```

Interrupts: same as UPUD
USND

Name: unpack signed delete
Encoding: 2 syllables ("95D0") Variant
Otherwise see UPUD.

USNU

Name: unpack signed update
Encoding: 2 syllables ("95D8") Variant
Otherwise see UPUU.

VALC

Name: value call
Encoding: 2 syllables (binary 00:2, AddressCouple:14)
Stack state transformation:

\[
\text{null} \implies \begin{array}{c|c}
\text{opnd} & \hline \\
\end{array}
\]

Interrupts:
Binding Request: IRW chain → DD with element_size = 7
Inv Object: Mem[AbsentCopyDD.address] not original DD
Inv Reference: lambda > ll
Inv Ref Chain: See functional definition in section 3.
Inv Stack Arg: restart TOS not \{SIRW, IndexedWordDD, operand\}
Presence Bit: IndexedWordDD
Stack-Overflow:

Also see aACCE - ref chain ≥ PCW; aLXCH - address-couple parameter evaluation; aLXLK

VARI

Name: introduce variant operator
Encoding: 1 syllable ("95")
Stack state transformation: none
Interrupts: none
WATI

Name: read machine identification
Encoding: 2 syllables ("95A4") Variant
Stack state transformation: Null $\Rightarrow\quad \text{dp(machine id)}$
Interrupts: Stack-Overflow

WEMC

Name: write external memory control
Encoding: 2 syllables ("9593") Variant
Stack state transformation:

sp

sp

sp

sp

$\Rightarrow$ Null

Interrupts:
Stack-Underflow (Others are implementation-defined.)

WHOI

Name: read processor identification
Encoding: 2 syllables ("954E") Variant
Stack state transformation: Null $\Rightarrow\quad \text{sp(proc id)}$
Interrupts: Stack-Overflow

WIPS

Name: write internal processor state
Encoding: 2 syllables ("9599") Variant
Stack state transformation:

sp

sp

sp

sp

$\Rightarrow$ Null

Interrupts:
Stack-Underflow (Others are implementation-defined.)
WTOD

Name: write time-of-day clock
Encoding: 2 syllables ("9549") Variant
Stack state transformation:

```
| time: sp(integer) | => | Null |
```

Interrupts:
Stack-Overflow:

Also see aISX: time not 36-bit integer.

XTND

Name: set to double-precision
Encoding: 1 syllable ("CE")
Stack state transformation:

```
<table>
<thead>
<tr>
<th>opnd(numeric)</th>
<th>=&gt;</th>
<th>dp(numeric)</th>
</tr>
</thead>
<tbody>
<tr>
<td>OR</td>
<td></td>
<td></td>
</tr>
<tr>
<td>word desc</td>
<td>=&gt;</td>
<td>dp desc</td>
</tr>
</tbody>
</table>
```

Interrupts:
Inv Stack Arg: TOS not {opnd,word desc}
Stack-Underflow

ZERO

Name: insert literal zero
Encoding: 1 syllable ("BO")
Otherwise see LT8.

ZIC

Name: zero Interrupt_Count
Encoding: 2 syllables ("9540") Variant
Stack state transformation: none
Interrupts: none
APPENDIX C
OPERATOR DEPENDENT INTERRUPT REFERENCE SUMMARIES

GENERAL INFORMATION

Operator Dependent Interrupts are listed alphabetically. For each interrupt, the operators and functions that cause the interrupt are listed alphabetically. Where relevant, brief statements of various conditions under which an operator or function generates an interrupt are included. In some cases, operators and functions which generate a particular interrupt are grouped into classes.

The association of Interrupt conditions with a class of operators, individual operator, or function, is indicated by use of ellipses (series of periods or dots). If a class, operator, or function, has multiple conditions itemized, no precedence or priority is implied, all conditions listed are itemized as though they are parallel to each other. If a common condition generates an interrupt during multiple classes, operators, or functions, the condition is itemized under each class, operator, or function, for each interrupt type.

The Itemization of Conditions under which interrupts are generated contain the following nonstandard terms and abbreviations.

- Address(name): the nominal memory address associated with "name".
- C: resumption condition is Continue.
- Dest: destination array specification for pointer operators.
- Dest’ word index: computed word-index of an updated destination pointer.
- Dp: double-precision.
- HistLink: the stack index computed from a history link.
- LexLink: the address computed from a lexical link.
- lex__level: level.
- Mem[Ref]: The item stored in the memory location addressed by Ref (Ref may be, for instance, a descriptor, IRW, or nominal address.)
- Opnd: operand.
- OPT: OPTIONAL (interrupt condition detection is implementation option.)
- R-I: resumption condition is Repeat-Initial.
- R-R: resumption condition is Repeat-Restart.
- R.*: resumption condition is Repeat-Initial or Repeat-Restart, according to whether the operator began in initial or restart state, respectively.
- Source: source array specification for pointer operators.
- Source digit: non-signed hexadecimal character or a 4-bit EBCDIC numeric digit.
- Source’ word index: computed word-index of an updated source pointer.
- Sp: single-precision.
Stack[i]  The item stored at index-i in the current stack.
SVD     stack-vector descriptor.
TOS     Top-of-stack item.
TOSi    i-th item from the top of the stack (TOSi = TOS).
Word (as modifier of descriptor) descriptor.element_size is sp or dp.
TooBig  The exponent-value is too large to fit the available exponent-field container (space).
TooSmall The exponent-value is too small to fit the available exponent-field container (space).

Unless restart state is specified explicitly, the interrupt descriptions that follow apply to the initial state of the operator. For string-isolate, pack, input-convert, and enter-table-edit operators, the presence of an additional argument in restart state changes the TOSi positions of some other arguments.

**Binding Request**

The following operators generate a Binding Request interrupt if a descriptor with an element_size of 7 is encountered in a reference chain:

```
aINTE ENTR INDX INXA LVLC NXLN NXLV NXVA STAD STAN STOD STON VALC MKSN-NAMC (optional implementation, anticipating ENTR)
```

The following operators generate a Binding Request interrupt if a copy descriptor with an element_size of 7 is encountered as a Descriptor Indication argument:

```
INDX NXLN NXLV
```

**Block Exit**

```
EXIT,RETN       RCW.block_exit = 1
```

**Code Segment Error**

The common action aPRCW can generate Code Segment Error interrupts while distributing a new code-sequence pointer, if the location referenced by the PCW (RCW, for EXIT and RETN) does not contain a code-segment descriptor (with tag = 3). The test is OPTIONAL.

**Divide by Zero**

The following operators generate a Divide by Zero interrupt if the numeric interpretation of the top-of-stack operand (divisor) is zero:

```
DIVD IDIV RDIV
```

**Exponent Overflow**

The following operators generate an Exponent-Overflow interrupt if the result of a rounding or truncation function is TooBig. For binary operators, the second from top-of-stack operand is denoted x and the top operand y; for unary operators, the top-of-stack operand is denoted x.
Exponent Underflow

The following operators generate an Exponent-Underflow interrupt if the result of a rounding, truncation, or normalization function is TooSmall. For binary operators, the second from top-of-stack operand is denoted x and the top operand y; for unary operators, the top-of-stack operand is denoted x.

\[
\begin{align*}
\text{ADD} & : R(x+y) = \text{TooBig} \\
\text{DIVD} & : R(x/y) = \text{TooBig} \\
\text{MULT, MULX} & : R(x*y) = \text{TooBig} \\
\text{SNGL} & : \text{RS(ND(x))} = \text{TooBig} \\
\text{SNGT} & : \text{TS(ND(x))} = \text{TooBig} \\
\text{SUBT} & : R(x-y) = \text{TooBig}
\end{align*}
\]

False Assertion

A False Assertion interrupt is generated only by the ASRT (assert) operator when its stack input is False. The operator's single-parameter syllable is the \text{P2} parameter.

Integer Overflow

Conditions under which Integer-Overflow interrupts are generated are denoted as "stack item" not "type" integer (not representable as an integer), where "type" is \text{sp} or \text{dp}.

\[
\begin{align*}
\text{aISX} & : \text{argument not sp integer} \quad (\text{See aISX summary.}) \\
\text{BCD} & : \text{TOS opnd not dp integer} \\
\text{CEQD, CEQU, CGED, CGEU, CGTD, CGTU, CLED, CLEU, CLSD, CLSU, CNED, CNEU} & : \text{TOS opnd not sp integer} \\
\text{DBC} & : \text{TOS opnd not sp integer} \\
\text{DBFL, DBTR} & : \text{TOS opnd not sp integer} \\
\text{DBRS, DBST} & : \text{TOS opnd not sp integer} \\
\text{DBUN} & : \text{TOS opnd not sp integer} \\
\text{DFTR} & : \text{TOS or TOS2 or TOS3 opnd not sp integer} \\
\text{DINS} & : \text{TOS2 or TOS3 opnd not sp integer} \\
\text{DISO} & : \text{TOS or TOS2 opnd not sp integer}
\end{align*}
\]
DSLF, DSRF, DSRR, DSRS, DSRT  TOS opnd not sp integer
or TOS2 opnd not dp integer
EXPU, EXSD, EXSU  TOS opnd not sp integer
ICLD, ICRD, ICUD, ICVD, ICVU  TOS opnd not sp integer
IDIV  result not sp or dp integer (Result type depends on argument types.)
INDX  index (TOS or TOS2) opnd not sp integer
INXA  TOS opnd not sp integer
LLLU  TOS or TOS3 opnd not sp integer
LODT  argument not sp integer (see LODT summary)
NTGD, NTTD  TOS opnd not dp integer
NTGR, NTIA  TOS opnd not sp integer
NXLN, NXLV  index (TOS or TOS2) opnd not sp integer
NXVA  TOS opnd not sp integer
OCRX  TOS2 opnd not sp integer
PACD, PACU,  TOS opnd not sp integer
PKLD, PKRD, PKUD  same conditions as IDIV – result would be Integer-Overflow
RDIV  result not sp or dp integer (Result type depends on argument types.)
SCLF, SCRF, SCRR, SCRS, SCRT  TOS opnd not dp integer
SEQD, SEQU, SGED, SGEU,  TOS2 opnd not sp integer
SGTD, SGTU, SLED, SLEU,
SLSD, SLSU, SNED, SNEU
SHOW  TOS not sp integer
SISO  TOS opnd not sp integer
SWFD, SWFU, SWTU, SWTU  TOS2 opnd not sp integer
TEQD, TEQU, TGED, TGEU,
TGTD, TGTU, TLED, TLEU,
TLSD, TLSU, TNED, TNEU
TRNS  TOS2 opnd not sp integer
TUND, TUNU  TOS opnd not sp integer
TWFD, TWFU, TWTU, TWTU  TOS2 opnd not sp integer
TWOD, TWOU, TWSD, TWSU  TOS opnd not sp integer
UPLD, UPLU, UPRD, UPRU,
UPUD, UPUU, USND, USNU

Invalid Address is an Alarm interrupt, but it can be generated in one operator-dependent context; when the LODT argument is an integer, but not within the range of a nominal memory address. An implementation may be defined to generate an Invalid Argument Value or Invalid Stack Argument interrupt in the same circumstance.

LODT  TOS integer ∈ \{0 to 2**20 - 1\}
Invalid Argument Value

Conditions under which Invalid Argument Value interrupts are generated are denoted as \(<\text{argument}>,\text{relational expression}\) or \(<\text{argument}>,\text{in }\{\text{valid range}\}\), where \(<\text{argument}>,\text{may be a }\langle\text{type name-}\rightarrow\text{.field or a stack-item specification.}\n
\begin{itemize}
  \item aACCE, aINTE
    \((\text{Mem}[F + 1] = \text{NIRW directly to PCW and}
    \text{PCW.ll} > 0 \text{ and } \text{PCW.ll} - 1 \neq
    \text{NIRW.lambda}) \text{ (OPTIONAL)}\)
    \(\text{or PCW.ll} - 1 \neq \text{MSCW.ll} \text{ (OPTIONAL)}\)
    \(\text{or PCW.invalid_ll} \neq 0\)
  \item aISX
    \(\text{argument not } k\text{-bit integer (see aISX summary)}\)
  \item aPRCW
    \((\text{PCW or RCW}).\text{psi} \neq \{0 \text{ to } 5\}\)
    \(\text{(OPTIONAL)}\)
  \item CUIO
    \(\text{Mem}[\text{TOS descriptor}].[47:16] \neq \text{hex"10CB"}\)
  \item DBCD
    \(\text{TOS opnd} \neq \{0 \text{ to } 24\}\)
  \item DBFL, DBTR, DBUN
    \(\text{PCW.ll} \neq \text{LL} \text{ (OPTIONAL)}\)
    \(\text{or branch-dest opnd} \neq \{0 \text{ to } 2**16 - 1\}\)
    \(\text{(optionally reportable as Invalid Index)}\)
    \(\text{or PCW.sdll} \neq \text{SDLL} \text{ (OPTIONAL)}\)
  \item DBRS, DBST
    \(\text{TOS opnd} \neq \{0 \text{ to } 47\}\)
  \item DFTR
    \(\text{TOS opnd} \neq \{0 \text{ to } 48\}\)
    \(\text{or TOS2 opnd} \neq \{0 \text{ to } 47\}\)
    \(\text{or TOS3 opnd} \neq \{0 \text{ to } 47\}\)
  \item DINS
    \(\text{TOS opnd} \neq \{0 \text{ to } 48\}\)
    \(\text{or TOS2 opnd} \neq \{0 \text{ to } 47\}\)
    \(\text{or TOS3 opnd} \neq \{0 \text{ to } 47\}\)
  \item DISO
    \(\text{TOS opnd} \neq \{0 \text{ to } 48\}\)
    \(\text{or TOS2 opnd} \neq \{0 \text{ to } 47\}\)
  \item DSLF, DSRF, DSRR, DSRS, DSRT
    \(\text{TOS opnd} \neq \{0 \text{ to } 12\}\)
    \((\text{Mem}[F + 1] = \text{NIRW directly to PCW and}
    \text{PCW.ll} > 0 \text{ and } \text{PCW.ll} - 1 \neq
    \text{NIRW.lambda}) \text{ (OPTIONAL)}\)
    \(\text{or PCW.ll} \neq \{0, \text{MSCW.ll} + 1\}\)
    \(\text{(OPTIONAL)}\)
    \(\text{or PCW.invalid_ll} \neq 0\)
  \item ENTR
    \((\text{Mem}[F + 1] = \text{NIRW directly to PCW and}
    \text{PCW.ll} > 0 \text{ and } \text{PCW.ll} - 1 \neq
    \text{NIRW.lambda}) \text{ (OPTIONAL)}\)
    \(\text{or PCW.ll} \neq \{0, \text{MSCW.ll} + 1\}\)
    \(\text{(OPTIONAL)}\)
    \(\text{or PCW.invalid_ll} \neq 0\)
  \item ICLD, ICRD, ICUD, ICVD, ICVU
    \(\text{TOS opnd} > 23\)
  \item LODT
    \(\text{argument not } k\text{-bit integer (see LODT summary)}\)
  \item MVST
    \(\text{ENR value too large for container}
    \text{ (OPTIONAL if container size = 0)}\)
  \item PACD, PACU, PKLD, PKRD, PKUD
    \(\text{TOS opnd} > 24\)
  \item RPRR
    \(\text{TOS not in } \{0, \text{LL, 36-38, 52-53, 58}\}\)
  \item SISO
    \(\text{(source = EBCDIC and TOS opnd > 12)}\)
    \(\text{or (source = hex and TOS opnd > 24)}\)
    \(\text{or TOS = unindexed DoubleDD and length >}
    2**19 - 1\)
All pointer operators can generate the interrupt if the char_index field of a source or destination pointer is not in the proper range (\{0 to 5\} for EBCDIC, \{0 to 11\} for hexadecimal). The checks are OPTIONAL.

All pointer operators can generate the interrupt if the length argument exceeds $2^{20} + 1$. The check is OPTIONAL for the SHOW operator and applies to TEED and TEEU only in restart state. (Some pointer operators have a more restrictive limit, specifically string-isolate, input-convert, pack and unpack.)

**Invalid Code Parameter**

Conditions under which Invalid Code Parameter interrupts are generated are denoted as parameter name > maximum valid value; all these tests are OPTIONAL.

- **BCD**
  - N > 24
- **BRFL, BRTR**
  - op_psi > 5
- **BRST, BSET**
  - Db > 47
- **BRUN**
  - op_psi > 5
- **FLTR**
  - Db > 47 or Sb > 47 or Len > 48
- **INSR**
  - Db > 47 or Len > 48
- **ISOL**
  - Sb > 47 or Len > 48
- **SCLF, SCRF, SCRR, SCRS, SCRT**
  - ScaleFactor > 12

**Invalid Index**

Conditions under which Invalid Index interrupts are generated are denoted "index value" \(\in\) \{valid range\}.  

C-6
NOTE
Tests for word index < $2^{**16}$ or $2^{**20}$ for pointer updates are shown for both delete and update forms of the pointer operators. Only the update versions can generate the interrupt at normal termination, but both versions can generate the interrupt if update is required in mid-operator, such as for another interrupt.

- aLXLK
  
  stack_number \in \{0 \text{ to } \text{SVD.length}-1\} (OPTIONAL)

- aPRCW
  
  (PCW or RCW).pwi \in \{0 \text{ to } \text{CSD.segment.length}-1\} (OPTIONAL)

- BRFL, BRTR, BRUN
  
  op_pwi (param.) \in \{0 \text{ to } \text{CSD.segment.length}-1\} (OPTIONAL)

- CEQD, CEQU, CGED, CGEU, CGTD, CGTU, CLED, CLEU, CLSD, CLSU, CNED, CNEU
  
  source1'/source2' word index \in \{0 \text{ to } 2^{**16}-1\}

- DBFL, DBTR, DBUN
  
  TOS opnd.dyn pwi \in \{0 \text{ to } \text{CSD.segment.length}-1\} (OPTIONAL)

- ENDE
  
  source' or dest' word index \in \{0 \text{ to } 2^{**16}-1\}

- ENDF
  
  dest' word index \in \{0 \text{ to } 2^{**16}-1\}

- ICLD, ICRD, ICUD, ICVD, ICVU
  
  source' word index \in \{0 \text{ to } 2^{**16}-1\}

- INDX
  
  index (TOS or TOS2 opnd) \in \{0 \text{ to } \text{DD.length}-1\}
  or (unpaged CharDD and word index \in \{0 \text{ to } 2^{**16}-1\})
  or (unpaged DoubleDD and (doubled) word index \in \{0 \text{ to } 2^{**20}-1\})

- INOP, INSC, INSG, INSU
  
  dest' word index \in \{0 \text{ to } 2^{**16}-1\}

- INXA
  
  TOS opnd \in \{0 \text{ to } \text{DD.length}-1\}
  or (unpaged CharDD and word index \in \{0 \text{ to } 2^{**16}-1\})
  or (unpaged DoubleDD and (doubled) word index \in \{0 \text{ to } 2^{**20}-1\})

- LLLU
  
  any index value \in \{0 \text{ to } \text{DD.length}-1\}

- MCHR, MFLT, MINS, MVNU
  
  source' or dest' word index \in \{0 \text{ to } 2^{**16}-1\}

- MVST
  
  Stack number not in \{0 \text{ to } \text{SVD.length}-1\} (OPTIONAL)

- NXLN, NXLV
  
  index (TOS or TOS2 opnd) \in \{0 \text{ to } \text{DD.length}-1\}
  or (unpaged DoubleDD and (doubled) word index \in \{0 \text{ to } 2^{**20}-1\})

- NXVA
  
  TOS opnd \in \{0 \text{ to } \text{DD.length}-1\}
  or (unpaged DoubleDD and (doubled) word index \in \{0 \text{ to } 2^{**20}-1\})

- OCRX
  
  TOS2 opnd \in \{1 \text{ to } \text{TOS.ICW.limit}\}
PACD,PACU, PKLD,PKRD,PKUD source' word index \(-in \{0 \text{ to } 2^{16} - 1\}\)
SEQD,SEQU,SGED,SGEU,
SGTD,SGTU,SLED,SLEU,
SLSD,SLSU,SNED,SNEU source' word index \(-in \{0 \text{ to } 2^{16} - 1\}\)
SFDC,SRDC dest' word index \(-in \{0 \text{ to } 2^{16} - 1\}\)
SFSC,SRSC source' word index \(-in \{0 \text{ to } 2^{16} - 1\}\)
SHOW source' word index \(-in \{0 \text{ to } 2^{16} - 1\}\)
SISO source' word index \(-in \{0 \text{ to } 2^{16} - 1\}\)
SWFD,SWFU,SWTD,SWTU source' word index \(-in \{0 \text{ to } 2^{16} - 1\}\)
TEED,TEEU table' word index \(-in \{0 \text{ to } 2^{13} - 1\}\)
TEQD,TEQU,TGED,TGEU,
TGTD,TGTDU,TLED,TLEU,
TLSD,TLSU, TNED, TNEU source' or dest' word index \(-in \{0 \text{ to } 2^{16} - 1\}\)
TRNS source' or dest' word index \(-in \{0 \text{ to } 2^{16} - 1\}\)
TUND,TUNU source' or dest' word index \(-in \{0 \text{ to } 2^{16} - 1\}\)
TWFD,TWFU,TWTD,TWTU source' or dest' word index \(-in \{0 \text{ to } 2^{16} - 1\}\)
TWOD,TWOU,TWOD,TWSU source' or dest' word index \(-in \{0 \text{ to } 2^{16} - 1\}\)
UPLD,UPLU,UPRD,UPRU,
UPUD,UPUU,USND,USNU dest' word index \(-in \{0 \text{ to } 2^{16} - 1\}\)

**Invalid Object**

Invalid Object interrupts are indicated with the expression "reference \(-\rightarrow\) valid target", where applicable, or noted with a short error condition statement.

\text{aFOP} \quad \text{second word of dp (accessed by means of IRW) has tag \(-2\)}
\text{or (accessed by means of IndexedDD) has odd tag}
\text{aLXLK} \quad \text{stack-vector descriptor not unpaged original SingleDD (OPTIONAL)}
\text{or stack descriptor not unpaged unindexed SingleDD (OPTIONAL)}
\text{DBFL,DBTR,DBUN} \quad \text{NIRW \(-\rightarrow\) PCW}
\text{LKID} \quad \text{ref \(-\rightarrow\) word with tag in \{0,3\}}
\text{(OPTIONAL)}
\text{LOAD} \quad \text{ref \(-\rightarrow\) (SIRW, DD, even-tag word)}
\text{or IndexedDoubleDD \(-\rightarrow\) operand}
**System Architecture Reference Manual, Volume 2**

**Operator Dependent Interrupt Reference Summaries**

<table>
<thead>
<tr>
<th>Operator</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MVST</td>
<td>stack-vector descriptor not unpaged original SingleDD (OPTIONAL)</td>
</tr>
<tr>
<td></td>
<td>or stack descriptor not unpaged unindexed SingleDD (OPTIONAL)</td>
</tr>
<tr>
<td>LOK,LOKC</td>
<td>ref ( \rightarrow ) word with tag in {0,3} (OPTIONAL)</td>
</tr>
<tr>
<td>NXLN</td>
<td>SingleDD [index] ( \rightarrow ) unindexed DD</td>
</tr>
<tr>
<td>NXLV,NXVA</td>
<td>WordDD [index] ( \rightarrow ) opnd</td>
</tr>
<tr>
<td>STAD,STAN,STOD,STON</td>
<td>Operand type does not match store target.</td>
</tr>
<tr>
<td>UNLK</td>
<td>ref ( \rightarrow ) word with tag in {0,3} (OPTIONAL)</td>
</tr>
</tbody>
</table>

In addition, all operators that generate Presence Bit interrupts on a data descriptor can, instead, generate Invalid Object interrupts if an absent copy descriptor does not refer to an original DD:

\[
\text{Mem[AbsentCopyDD.address] not original DD}
\]

**NOTE**

Because the effect of an absent stack-vector descriptor or an absent copy stack descriptor is undefined, an interrupt in this situation is **OPTIONAL** for aLXLK and MVST.

**Invalid Operator**

An Invalid Operator interrupt is generated only by NVLD (invalid operator). NVLD is encoded in both primary and variant modes.

**Invalid Reference**

An Invalid Reference interrupt may be generated by evaluation of an NIRW or an address-couple parameter. In the case of NAMC and LNMC, the interrupt can be generated in examining the address-couple without evaluation. The tests are **OPTIONAL**.

```
DBFL,DBTR,DBUN    NIRW
ENTR             NIRW
EVAL             NIRW
INDX             NIRW
INXA             address-couple parameter
LKID             NIRW
LOAD,LODT        NIRW
LNMC             address-couple parameter
LVLC             address-couple parameter
LOK,LOKC         NIRW
MKS-N-NAMC       address-couple parameter (optional implementation)
NAMC             address-couple parameter
NXLN,NXLV        NIRW
NXVA             address-couple parameter
OVRD,OVRN       NIRW
RDLK             NIRW
STFF             NIRW
STAD,STAN        address-couple parameter
STOD,STON        NIRW
UNLK             NIRW
VALC             address-couple parameter
```
Invalid Reference Chain

Conditions under which Invalid Reference Chain interrupts are generated are noted by indicating invalid reference chains as "reference chain \( \rightarrow \) valid reference or target", where feasible. Operators that evaluate general reference chains are marked "**". Refer to operator chaining rules as defined in section 3.

- **aINTE**
  - IRW chain \( \rightarrow \) (PCW or (DD with element_size = 7))
- **ENTR**
  - IRW chain \( \rightarrow \) (PCW or (DD with element_size = 7))
- **EVAL**
  - IRW chain \( \rightarrow \) (unindexed WordDD, unindexed CharDD, or (DD with element_size = 7))
- **INDX,INXA**
  - IRW chain \( \rightarrow \) (unindexed SingleDD or (DD with element_size = 7))
- **LVLC**
  - IRW chain \( \rightarrow \) (unindexed WordDD or (DD with element_size = 7))
- **MKSN-NAMC**
  - IRW chain \( \rightarrow \) (PCW or (DD with element_size = 7))
- **NxLN**
  - IRW chain \( \rightarrow \) (unindexed SingleDD or (DD with element_size = 7))
- **NxLV,NxVA**
  - IRW chain \( \rightarrow \) (unindexed WordDD or (DD with element_size = 7))
- **STAD,STAN,STOD,STON**
  - IRW chain \( \rightarrow \) (unindexed WordDD or (DD with element_size = 7))
- **VALC**
  - IRW chain \( \rightarrow \) (unindexed WordDD or (DD with element_size = 7))

Invalid Stack Argument

Conditions under which Invalid Stack Argument interrupts are generated are denoted as "stack item" not "required type." "Required type" is a data type or set of types defined in Section 1 of this manual.

- **aISX**
  - Argument not k-bit integer
- **ADD**
  - TOS not opnd or TOS2 not opnd
- **AMIN,AMAX**
  - TOD not opnd or TOS2 not opnd
- **ASRT**
  - TOS not opnd
- **BCD**
  - TOS not opnd
- **BRFL,BRTR**
  - TOS not opnd
- **CBON**
  - TOS not opnd
- **CEQD,CEQU,CGED,CGEU,CGTD,CGTU,CLED,CLEU,CLSD,CLSU,CNED,CNEU**
  - TOS not opnd
  - or TOS2 not {IndexedDD,opnd}
  - or TOS3 not IndexedDD
  - or TOS2 = EBCDIC(hex) and TOS3 = hex(EBCDIC)
CHSN
CUIO
DBCD
DBFL, DBTR
DBRS, DBST
DBUN
DFTR
DINS
DISO
DIVD
DRNT
DSL,DSRF,DSRR, DSRS,DSRT
ENTR
EQUL
EVAL
EXPU
EXSD, EXSU
GREQ, GRTR
ICLD, ICRD, ICUD, ICVD, ICSVU
IDIV
INDEX
INXA
INOP
INSG
JOIN
LESS
LKID
LLL
LOAD
<table>
<thead>
<tr>
<th>Operator</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LODT</td>
<td>TOS not {IRW, IndexedSingleDD, 20-bit integer}</td>
</tr>
<tr>
<td>LOK, LOKC</td>
<td>TOS not {IRW, IndexedSingleDD}</td>
</tr>
<tr>
<td>LSEQ</td>
<td>TOS not opnd or TOS2 not opnd</td>
</tr>
<tr>
<td>LVLC (restart)</td>
<td>TOS not {SIRW, IndexedWordDD, operand}</td>
</tr>
<tr>
<td>MCHR, MFLT, MINS, MVNU</td>
<td>source = EBCDIC(hex) and dest = hex (EBCDIC)</td>
</tr>
<tr>
<td>MULT, MULX</td>
<td>TOS not opnd or TOS2 not opnd</td>
</tr>
<tr>
<td>MVST</td>
<td>TOS not single-precision operand</td>
</tr>
<tr>
<td>NEQL</td>
<td>TOS not opnd or TOS2 not opnd</td>
</tr>
<tr>
<td>NORM</td>
<td>TOS not opnd</td>
</tr>
<tr>
<td>NTGD, NTGR, NTIA, NTTD</td>
<td>TOS not opnd</td>
</tr>
<tr>
<td>NXLV</td>
<td>(TOS not {unindexed copy WordDD, IRW} or TOS2 not opnd) and (TOS not opnd or TOS2 not {unindexed copy WordDD, IRW})</td>
</tr>
<tr>
<td>NXVA</td>
<td>TOS not opnd</td>
</tr>
<tr>
<td>OCRX</td>
<td>TOS not sp or TOS2 not opnd</td>
</tr>
<tr>
<td>OVRD, OVRN</td>
<td>TOS not {IRW, IndexedSingleDD}</td>
</tr>
<tr>
<td>PACD, PACU, PKLD, PKRD, PKUD</td>
<td>TOS not opnd or TOS2 not {IndexedDD, opnd}</td>
</tr>
<tr>
<td>RDIV</td>
<td>TOS not opnd or TOS2 not opnd</td>
</tr>
<tr>
<td>RDLK</td>
<td>TOS not {IRW, IndexedSingleDD}</td>
</tr>
<tr>
<td>RETN</td>
<td>TOS = NIRW</td>
</tr>
<tr>
<td>RNGT</td>
<td>TOS not opnd</td>
</tr>
<tr>
<td>SCLF</td>
<td>TOS not opnd</td>
</tr>
<tr>
<td>SCRF, SCRR, SCRS, SCRT</td>
<td>TOS not opnd</td>
</tr>
<tr>
<td>SEQD, SEQU, SGED, SGEU, SGTU, SLED, SLEU, SLSD, SLSU, SNED, SNEU</td>
<td>TOS not sp or TOS2 not opnd or TOS3 not {IndexedDD, opnd}</td>
</tr>
<tr>
<td>SHOW</td>
<td>TOS not opnd or TOS2 not {EBCDIC pointer, IndexedWordDD, opnd}</td>
</tr>
<tr>
<td>SISO</td>
<td>TOS not opnd or TOS2 not {IndexedDD, opnd}</td>
</tr>
<tr>
<td>SNGL</td>
<td>TOS not opnd</td>
</tr>
<tr>
<td>SNGT</td>
<td>TOS not {opnd, word descriptor}</td>
</tr>
<tr>
<td>SPLT</td>
<td>TOS not opnd</td>
</tr>
<tr>
<td>SRCH</td>
<td>TOS \not\in {unpaged unindexed copy SingleDD, IndexedSingleDD}</td>
</tr>
<tr>
<td>STAG</td>
<td>TOS not sp</td>
</tr>
<tr>
<td>STFF</td>
<td>TOS not IRW</td>
</tr>
</tbody>
</table>
Locking

The Locking interrupt is generated by the LOK operator when the target interlock status is not Free.

Memory Protect

Most conditions under which Memory Protect interrupts are generated are noted by referencing a read-only descriptor through which a write is attempted. Others are noted by encountering an odd-tagged word in a set or translate table.
<table>
<thead>
<tr>
<th>Condition</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ENDF</td>
<td>read-only destination pointer</td>
</tr>
<tr>
<td>INOP, INSC, INSG, INSU</td>
<td>read-only destination pointer</td>
</tr>
<tr>
<td>LOK, LOKC</td>
<td>read-only destination pointer</td>
</tr>
<tr>
<td>MCHR, MFLT, MINS, MVNU</td>
<td>read-only destination pointer</td>
</tr>
<tr>
<td>OVRD, OVRN</td>
<td>read-only IndexedSingleDD</td>
</tr>
<tr>
<td>RDLK</td>
<td>read-only destination pointer</td>
</tr>
<tr>
<td>SHOW</td>
<td>odd-tag word in source</td>
</tr>
<tr>
<td>STAD, STAN, STOD, STON</td>
<td>reference chain → tag-3 item or dp second-word location is an odd-tagged item or read-only IndexedSingleDD</td>
</tr>
<tr>
<td>SWFD, SWFU, SWTU, SWTU</td>
<td>odd-tag in set</td>
</tr>
<tr>
<td>TEQD, TEQU, TGED, TGEU, TGTD, TGTU, TLED, TLEU, TLSD, TLSU, TNED, TNEU</td>
<td>read-only destination pointer</td>
</tr>
<tr>
<td>TRNS</td>
<td>read-only destination pointer or odd-tag in table</td>
</tr>
<tr>
<td>TUND, TUNU</td>
<td>read-only destination pointer</td>
</tr>
<tr>
<td>TWFD, TWFU, TWTD, TWTD</td>
<td>read-only destination pointer or odd-tag in set</td>
</tr>
<tr>
<td>TWOD, TWOU</td>
<td>read-only destination pointer</td>
</tr>
<tr>
<td>TWSD, TWSU</td>
<td>read-only destination pointer</td>
</tr>
<tr>
<td>UPLD, UPLU, UPRD, UPRU, UPUD, UPUU, USND, USNU</td>
<td>read-only destination pointer</td>
</tr>
<tr>
<td>UNLK</td>
<td>read-only IndexedSingleDD</td>
</tr>
</tbody>
</table>

**Paged Array**

Conditions under which Paged Array interrupts are generated are noted by naming the descriptor for the array that may be Paged.

Resumption condition is implementation-defined for:

- restart-state string-isolate, pack, and input-convert operators.

Resumption condition is Repeat-Initial for:

- compare update operators before the relation is known.
- pack and unpack operators with left-sign not yet fetched.
- UPLD and UPLU operators prior to storing any character.
- USND and USNU operators (in hexadecimal) prior to storing any character.

Resumption condition is Repeat-Restart for:

- compare operators after the relation is known.
UPLD and UPLU operators after the sign is stored.

USND and UPRU operators after the hexadecimal sign is stored.

UPRD and UPRU operators attempting to store a hexadecimal sign.

string-isolate, pack, or input-convert operators after any character has been fetched from the source.

edit operators initiated by TEED or TEEU operators, (except for an interrupt on source segment at the start of an edit operator with FLTF = 0.)

edit operators initiated by EXSD or EXSU with FLTF = 1.

Resumption condition is Repeat-IR in all other cases.

CEQD, CEQU, CGED, CGEU, source1 or source2 pointer
CGTD, CGTU, CLED, CLEU,
CLSD, CLSU, CNED, CNEU
ENDF dest pointer
ICLD, ICRD, ICUD, ICVD, ICVU source pointer
INOP, INSC, INSG, INSU dest pointer
MCHR, MFLT, MINS, MVNU source or dest pointer
PACD, PACU, PKLD, PKRD, PKUD source pointer (R-R)
SEQD, SEQU, SGED, SGEU, source pointer
SGTD, SGTU, SLED, SLEU,
SLSD, SLSU, SNED, SNEU
SFDC, SRDC dest pointer
SFSC, SRSC source pointer
SISO source pointer
SWFD, SWFU, SWTD, SWTU source pointer
TEQD, TEQU, TGED, TGEU, source or dest pointer
TGTD, TGTU, TLED, TLEU,
TLSD, TLSU, TNED, TNEU
TRNS source or dest pointer
TUND, TUNU source or dest pointer
TWFD, TWFU, TWTD, TWTU source or dest pointer
TWSD, TWSU source or dest pointer
UPLD, UPLU, UPRD, UPRU, dest pointer (R-I, except R-R for signed after
UPUD, UPUU, USND, USNU sign stored)

Page Structure Error

The indexing operators can generate a Page Structure Error interrupt when indexing a paged DD.

INDEX, INXA paged DD [page index] → → unpaged original
SingleDD
NXLN
NXLV, NXVA

Precision Loss

The following operators generate a Precision Loss interrupt whenever rounding is possible (no Exponent-Underflow), but precision must be lost to achieve an exponent within range.

<table>
<thead>
<tr>
<th>Operator</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIVD</td>
<td>R(x/y) ⇐ R*(x/y)</td>
</tr>
<tr>
<td>MULT</td>
<td>R(x<em>y) ⇐ R</em>(x*y)</td>
</tr>
<tr>
<td>MULX</td>
<td>R(x<em>y) ⇐ R</em>(x*y)</td>
</tr>
</tbody>
</table>

Presence Bit

Conditions under which Presence Bit interrupts are generated are noted by naming the descriptor through which access is required or the structure that is absent.

Resumption conditions are Repeat-IR, except as specified in the following table.

<table>
<thead>
<tr>
<th>Descriptor</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>aLXLK</td>
<td>stack descriptor</td>
</tr>
<tr>
<td>aPRCW</td>
<td>code-segment descriptor (C)</td>
</tr>
<tr>
<td>CEQD, CEQU, CGED, CGEU, CGTD, CGTU, CLED, CLEU, CLSD, CLSU, CNED, CNEU</td>
<td>source1 or source2 pointer (R-* for CxxU)</td>
</tr>
<tr>
<td>EXSD, EXSU</td>
<td>source or dest pointer (R-* if FLTF = 1)</td>
</tr>
<tr>
<td>EXPU</td>
<td>dest pointer</td>
</tr>
<tr>
<td>ICLD, ICRD, ICUD, ICVD, ICVU</td>
<td>source pointer (R-*)</td>
</tr>
<tr>
<td>INDX, INXA</td>
<td>page table</td>
</tr>
<tr>
<td>LKID</td>
<td>IndexedSingleDD</td>
</tr>
<tr>
<td>LLLU</td>
<td>SingleDD</td>
</tr>
<tr>
<td>LOAD</td>
<td>IndexedWordDD</td>
</tr>
<tr>
<td>LOK, LOKC</td>
<td>IndexedSingleDD</td>
</tr>
<tr>
<td>LODT</td>
<td>IndexedSingleDD</td>
</tr>
<tr>
<td>LVLC</td>
<td>IndexedWordDD (R-*)</td>
</tr>
<tr>
<td>MVST</td>
<td>destination stack descriptor</td>
</tr>
<tr>
<td>NXLN</td>
<td>page table or indexed SingleDD</td>
</tr>
<tr>
<td>NXLV, NXVA</td>
<td>page table or indexed WordDD</td>
</tr>
<tr>
<td>OVRD, OVRN</td>
<td>IndexedSingleDD</td>
</tr>
<tr>
<td>PACD, PACU, PKLD, PKRD, PKUD</td>
<td>source pointer (R-*)</td>
</tr>
<tr>
<td>RDLK</td>
<td>IndexedSingleDD</td>
</tr>
<tr>
<td>SEQD, SEQU, SGED, SGEU, SGTD, SGTU, SLED, SLEU, SLSD, SLSU, SNED, SNEU</td>
<td>source pointer</td>
</tr>
</tbody>
</table>
SHOW  source pointer
SISO  source pointer (R-*)
SRCH  SingleDD
STAD,STAN  IndexedWordDD (R-*)
STOD,STON  IndexedWordDD
SWFD,SWFU,SWTD,SWTU  set word descriptor or source pointer
TEED,TEEU  edit-table descriptor or (R-*)
TEQD,TEQU,TGED,TGEU,
TGTD,TGTU,TLED,TLEU,
TLSD,TLSU,TNED,TNEU  source or dest pointer (R-*)
TRNS  table word descriptor or source or dest pointer
TUND,TUNU  source or dest pointer
TWFD,TWFU,TWTD,TWTU  set word descriptor or source or dest pointer
TWOD,TWOU,TWSD,TWSU  source or dest pointer
UPLD,UPLU,UPRD,UPRU  dest pointer (R-*)
UPUD,UPUU  dest pointer
USND,USNU  dest pointer (R-*)
UNLK  IndexedSingleDD
VALC  IndexedWordDD (R-*)

Stack Overflow

Stack-Overflow interrupt is generated when a word is pushed onto the expression stack with the top-of-stack address equal to the stack limit (LOSR).

The following operators and common actions have more stack outputs than inputs, and so can lead to expression-stack growth:

    aACCE aINTE DUPL IMKS LT8 LT16 LT48 LVLC MKSN MKST MPCW NAMC ONE RNGT
    ROFF RSNR RTFF RTOD SCRS SPLT VALC WATI WHOI ZERO

The following operators can have stack outputs that, while equal in number to the stack arguments, occupy more words:

    BCD LOAD LODT NTGD NTTD NXVA SCLF XTND

Some operators have more arguments in restart state than in initial state. The following operators can detect a stack overflow while updating the stack, prior to generating a Paged Array interrupt. The Stack-Overflow interrupt will be generated after the initial one.

    ICLD ICRD ICUD ICVD ICVU PKLD PKRD PKUD PACD PACU SISO

When initiated by TEED or TEEU:

    ENDF INOP INSC INSG INSU MCHR MFLT MINS MVNU SFDC SFSC SRDC SRSC

Stack-Overflow is not necessarily reported by the operator that causes the stack build-up.
**Stack Structure Error**

**aACCE**
new displacement \(\in\) \{1 to 2**16 - 1\} (OPTIONAL) or \(S + 1 - F \in\) \{1 to 2**14 - 1\} (OPTIONAL) or MKST or SIRW.lexical_link \(\in\) entered MSCW (OPTIONAL)

**aINTE**
SIRW.lexical_link \(\in\) entered MSCW (OPTIONAL)

**aLXCH**
For \(i\) in levels traversed: Mem[LexLink to level \(i\)] \(\in\) entered MSCW (OPT) or MSCW.lex_level \(=\) \(i\) (OPTIONAL)

**ENTR**
\(S \leq F\) or Mem[F] \(=\) inactive MSCW or SIRW.lexical_link \(\in\) entered MSCW (OPTIONAL) or new displacement \(\in\) \{1 to 2**16 - 1\} (OPTIONAL)

**EXIT, RETN**
Mem[D[LL]] \(=\) entered MSCW or Mem[D[LL] + 1] \(=\) RCW or MSCW.history_link = 0 (OPTIONAL) or HistLink \(=\) BOSR or Stack[HistLink] \(=\) MSCW or RCW.ll \(=\) MSCW.ll (OPTIONAL) (First entered MSCW on historical chain)

**MKSN, MKST, IMKS**
OPTIONAL, not allowed for interrupts: (new F) \(=\) (old F) \(=\) \{1 to 2**14 - 1\} or (new F) \(=\) BOSR \(=\) \{0 to 2**16 - 1\} (OPTIONAL)

**MVST**
computed F \(\leq\) BOSR or HistLink \(=\) BOSR or S-BOSR \(=\) \{1 to 2**16 - 1\} (OPTIONAL) or S-F \(=\) \{1 to 2**14 - 1\} (OPTIONAL) or Stack[stack base] \(=\) TSCW or Stack[HistLink] \(=\) MSCW or MSCW.ll \(=\) LL (OPTIONAL) (First entered MSCW on historical chain)

**STFF**
new displacement \(=\) \{1 to 2**16 - 1\}

**Stack Underflow**

Stack-Underflow may be generated by any operator that requires stack arguments. If \(n\) argument words are required \((n \geq 1)\) and the address of the top-of-stack address at operator entry is less than D[LL] + n + 1, a Stack-Underflow condition exists.

Since most operators require stack arguments, the following lists only those operators that do NOT generate a Stack-Underflow interrupt:

```
aACCE aCPY aINTE aISX
BRUN DLAY DEXI
EEXI ENDE ENDF ENTR EXIT HALT IDLE INOP INSC INSG
INSU LNMC LT8
```
LT16 LT48 LVLC MCHR MFLT MINS
MKSN MKST MPCW MVNU NAMC NOOP NVLD ONE PAUS
PUSH ROFF
RSTF RTFF RTOD RUNI SFDC SFSC SRDC SRSC VALC WATI
WHOI ZERO
ZIC

Undefined Operator

All operator encodings that are undefined for the current interpretation mode cause an Undefined Operator interrupt. Defined operators are identified in Appendixes A and B; all operators not identified in these appendixes are undefined.

When MKSN-NAMC optimization is implemented, the interrupt is generated if the operator following MKSN is not NAMC.

The interrupt is generated when the EXPU operator is used to execute an edit operator that requires a source: one of four move operators (MINS, MFLT, MVNU, MCHR) or two skip source operators (SFSC, SRSC).

Unlocking

The Unlocking interrupt is generated by the UNLK operator when the target interlock status is not Locked.
Documentation Evaluation Form

Form No: 5014954
Date: April 1984

Burroughs Corporation is interested in receiving your comments and suggestions, regarding this manual. Comments will be utilized in ensuing revisions to improve this manual.

Please check type of Suggestion:

☐ Addition ☐ Deletion ☐ Revision ☐ Error

Comments:

________________________________________________________________________
________________________________________________________________________
________________________________________________________________________
________________________________________________________________________
________________________________________________________________________
________________________________________________________________________

From:
Name ________________________________
Title ________________________________
Company ________________________________
Address ________________________________
Phone Number ____________________________ Date ____________

Remove form and mail to:
Burroughs Corporation
Corporate Documentation — West
1300 John Reed Court
City of Industry, CA 91745
U.S.A.